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Abstract 
This  manual  describes  the  use  of  the Xyce Parallel  Electronic  Simulator. Xyce has 
been  designed  as  a  SPICE-compatible,  high-performance  analog  circuit  simulator,  and 
Xyce has  been  written  to  support  the  simulation  needs  of  the  Sandia  National  Labora- 
is  capabable of simulating  electrical  circuits  at  a  variety of abstraction  levels.  Primarily, 
tories  electrical  designers.  This  development  has  focused  on  improving  capability  over 
the  current  state-of-the-art in the  following  areas: 
Capability to solve  extremely  large  circuit  problems  by  supporting  large-scale  par- 
allel  computing  piaiforms (up to  thousands  of  processors).  Note  that  this  includes 
support  for  most  popular  parallel  and  serial  computers. 
H Improved performance for all numerical kernels (e.g., time integrator, nonlinear 
and  linear  solvers)  through  state-of-the-art  algorithms  and  novel  techniques. 
H Device  models  which  are  specifically  tailored  to  meet  Sandia's  needs,  including 
many  radiation-aware  devices. 
Xycem Users’  Guide 
W A client-server  or  multi-tiered  operating  model  wherein  the  numerical  kernel  can 
operate  independently  of  the  graphical  user  interface (GUI). 
W Object-oriented  code  design  and  implementation  using  modern  coding  practices 
that  ensure  that  the Xyce Parallel  Electronic  Simulator  will be maintainable  and 
extensible  far  into  the  future. 
Xyce is  a  parallel  code  in  the  most  general  sense  of  the  phrase - a  message  passing 
of  computing  platforms.  These  include  serial,  shared-memory  and  distributed-memory 
parallel  implementation - which  allows  it  to  run  efficiently  on the widest  possible  number 
parallel  as  well  as  heterogeneous  platforms.  Careful  attention  has  been  paid  to  the 
specific  nature  of  circuit-simulation  problems  to  ensure  that  optimal  parallel  efficiency 
is‘achieved  as  the  number  of  processors  grows. 
One  feature  required  by  designers is  the  ability  to  add  device  models,  many  specific 
to the needs of Sandia, to the code. To this end, the device package in the Xyce 
These input formats include standard analytical models, behavioral models look-up 
Parallel  Electronic  Simulator  is  designed  to  support  a  variety  of  device  model  inputs. 
tables,  and  mesh-level PDE device  models.  Combined  with  this  flexible  interface  is  an 
architectural  design  that  greatly  simplifies  the  addition  of  circuit  models. 
One  of  the  most  important  feature  of Xyce is  in  providing  a  plalform  for  compu- 
tational  research  and  development  aimed  specifically  at  the  needs  of  the  Laboratory. 
With Xyce, Sandia now has an “in-house” capability with which both new electrical 
(e.g.,  device  model  development)  and  algorithmic  (e.g.,  faster  time-integration  meth- 
ods)  research  and  development  can  be  performed.  Ultimately,  these  capabilities  are 
migrated  to  end  users. 
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1 Introduction 
Welcome to Xyce 
The Xyce Parallel  Electronic  Simulator  has  been  written to support, in a  rigorous  manner, 
the simulation  needs of  the Sandia  National  Laboratories  electrical  designers. It is targeted 
specifically to run  on  large-scale  parallel  computing  platforms  but  also  runs  well  on  a  variety 
of architectures  including  single  processor  workstations. It also  aims to support  a  variety 
of devices  and  models  specific to Sandia  needs. 
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1 .I Xyce Overview 
The Xyce Parallel  Electronic  Simulator  project was started in 1999 to support the simula- 
tion needs of electrical  designers  at  Sandia  National  Laboratories. At this  point, the current 
release of Xyce is version 2.0, and the code  has  evolved  into  a  mature  platform  for  large 
scale  circuit  simulation. 
Xyce is a parallel code in the most general sense of the phrase - a message passing 
parallel  implementation - which  allows it to run  efficiently on the  widest  possible  number 
of computing platforms. These include serial, shared-memory and distributed-memory 
parallel  as  well  as  heterogeneous  platforms.  Furthermore,  careful  attention  has  been paid 
to the  specific  nature  of  circuit-simulation  problems to ensure  that  optimal  parallel  efficiency 
is achieved  even as the  number of processors  grows. 
Xyce includes  several  unique  features. In addition to allowing the simulation of circuits of 
unprecedented  size, Xyce includes  novel  approaches to numerical  kernels  including time 
integration  algorithms,  nonlinear  and  linear  solvers.  The  primary  driver  for this numerical 
innovation  has  been  the  need to simulate  very  large  scale  circuits ((,lOO,OOO devices) on 
the analog  level.  However, it has  yielded  benefits, in terms of robustness and efficiency, for 
all classes  of  problems.  Ideally,  the  increased  numerical  robustness  minimizes  the  amount 
of simulation  "tuning"  required on  the  part of the  designer. 
Another  feature of Xyce is the  ability to add  device  models,  many  specific to the needs 
of Sandia, to the code. To this end, the device  package in the Xyce Parallel  Electronic 
Simulator is designed to support device model at various levels of abstraction. These 
include standard analytical models, behavioral models and look-up tables, and device- 
scale PDE models. Combined with this flexible interface is an architectural design that 
greatly  simplifies  the  addition of circuit  models. 
. . . . .  1. . ' .  
1.2 Xyce Capabilities 
Xyce has  a  number  of  unique  features  which  are  described in this section. 
Support  for  large-scale  parallel  computing 
.. .  
~ . . .  
. . .  
Xyce is a truly parallel  simulation  code,  designed and written  from the ground  up to support 
large-scale  (up to thousands of processors)  parallel  computing  architectures.  This  gives 
Xyce the  capability to solve  circuit  problems of unprecedented  size in time frames  that 
make  these  simulations  practical. 
Xyce is a  parallel  code  that  uses  a  message  passing  parallel  implementation,  which  allows 
it to run efficientlyon the widest  possible  number of computing  platforms.  These  include  se- 
rial,  shared-memory  and  distributed-memory  parallel as well  as  heterogeneous  platforms. 
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Furthermore, careful attention has been paid to the specific nature of circuit-simulation 
problems to ensure  that  optimal  parallel  efficiency is achieved  even  as  the  number  of pro- 
cessors  grows (parallel scaling). 
Improved  performance  for  all  numerical  kernels 
In writing Xyce from  scratch,  new  algorithms  and  heuristics  have  been us d which  improve 
the overall performance of the numerical kernels for a given level of accuracy. As an 
example,  several  new  nonlinear  solution  options are available  which,  when  coupled  with 
iterative  linear  solvers,  can  reduce  execution  time  for  many  problems. 
Flexible  Device  Package  Design 
Another  feature of Xyce is the  ability to add a  variety of device  model  types,  specific to 
the needs of Sandia, to the code. To this  end,  the  device  package ’ in Xyce has been 
designed  with  a  flexible  device-model  interface  that  greatly  simplifies  the  development  of 
circuit models. The device package interface has support for the standard “analog” or 
SPICE-type  models,  behavioral  models and even PDE-based  device  models. 
Modeling  Fidelity 
The  requirements of Sandia  National  Laboratories’  electrical  designers  include  the  ability 
to model  circuit  phenomena at varying  levels of fidelity - even within  a  given  simulation. 
While Xyce is primarily an analog circuit simulator, it has been designed to support a 
range of fidelities. To achieve  this, the code  has  been  designed  with  an  infrastructure  that 
supports coupled simulation at several distinct abstraction levels: device, analog, digital 
and  mixed-signal. The code  currently  supports  analog  simulation  and  device-scale  simula- 
tion.  Development is proceeding  to  support digitalhixed-signal modeling,  and  this will be 
available in a  later  release. 
Analysis  capability 
Xyce currently  supports  DC and transient as well  as  a  variety of optimization and design 
options  available  from  the DAKOTA optimization  framework [I]  . This  document  does  not 
cover the coupling of Xyce with DAKOTA. Sandia  customets may contact  the Xyce team 
for assistance  with this “developing”  capability.  Full  support is expected in the next  major 
release. 
’The term “package” is a Unified Modeling Language (UML) term which refers to a group of classes, 
something  akin to a module  and is largely used in object-oriented programming. 
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Object-oriented code design  and  implementation 
Xyce was  designed  and  written  from  the  ground  up  utilizing  modern  coding  practices to 
ensure  the  optimal  combination  of  code  performance,  code  maintenance  and  code  exten- 
sibility.  This  design  allows  for  rapid  implementation  of  new  capability  as  well as long  term 
maintenance of the  code. 1 
1.3. . Description of Document ! . I  
For the user, this  document  contains  a  description  of  the Xyce Parallel  Electronic  Simula- 
tor, in which  the  following  topics  are  specifically  addressed.  Chapter 2 gives  a  quick-start 
guide to instaliing  and  running Xyce. Chapter 3 gives  some  examples  of  using  the  code. 
Chapters 4 through 7 describe the netlist language and its usage in Xyce. Chapter 8 
covers  the  use  of  continuation  algorithms,  which  is  a  unique  capability  for  a  circuit  code 
such  as Xyce. This  is  followed  by  Chapter 9 that  covers  analyzing  the  results  output  by 
the  code.  Chapter 10 provides  guidance  for  running Xyce in parallel.  The  final  chapter, 
Chapter 11 described  the  usage of mesh-based  devices,  which are based on solving  a set 
of discretized  partial  differential  equations (PDE) on  a  mesh,  similar to commercial  device 
simulators  such  as  Medici. 
. . . .  
. .  . . .  . . .  . 
. .  . .  . . .  
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1.4 Reference  Guide 
A companion  document, the Xyce Reference  Guide [2], contains  more  detailed  information 
about  a  number  of  topics.  Included in this  document is a  netlist  reference  for the input- 
file commands and elements supported within Xyce; a command line reference, which 
describes  the  available  command  line  arguernents  for Xyce; and  quick-references  for  users 
of other  circuit  codes,  such  as Orcad‘s PSpice [3] and  Sandia’s  ChileSPICE. 
1.5 How to Use this Guide 
This  guide  is  designed so you  can  quickly  find  the  information  you  need to use Xyce. It 
assumes  that  you are familiar  with  basic  Unix-type  commands,  how  Unix  manages  applica- 
tions  and  files to perform  routine  tasks  (e.g., starting applications,  opening  files and saving 
your  work). 
Typographical  conventions 
Before  continuing in this  Users’  Guide, it is important to understand  the  terms and typo- 
graphical  conventions  used.  Procedures  for  performing  an  operation  are  generally  num- 
bered  with  the  following  typographical  conventions. 
19 
XyceTM Users’  Guide  Introduction 
. . .  . 
Verbat im  text  xmpirun  -n 4 
Commands  entered  from 
the  keyboard  on the 
command  line  or  text 
entered  in  a  netlist. 
Bold Roman Font Set  nominal  temperature SPICE-type  parameters using the TNOM option. used in models,  etc. 
Gray  Shaded Text  DEBUGLEVEL 
Feature  that is designed 
primarily for use  by Xyce 
rievnloners. 
[ t ex t   i nb racke t s ]  Xyce [opt ions]   <ne t l i s t> l  Optional  parameters. 
<tex t  i n  ang le  b racke t s>  Xyce [ o p t i o n s ]  < n e t l i s t >  
Parameters to be inserted 
by the user. 
<objec t   wi th   as te r i sk>* K1 <id. 1> [cind.  n>*l 
Parameter  that  may  be 
multiplv  specified. 
<TEXT1 I TFXT2> .PRINT TRAN Parameters  that may only + DELIMITEFt=<TAB I COMMA> take  soecified Values. 
Table 1 .l. Xyce typographical conventions. 
. . . .  
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2. Installing and Running 
Xyce 
Chapter  Overview 
This  chapter  describes  the  basic  mechanics of installing and running Xyce. It includes the 
following  sections: 
#ection 2.1, Xyce lnsfallafion 
,ection 2.2, Running Xyce 
Xyce""  Users' Guide Installing and  Runni  Xyce 
. . ,  
2.1 Xyce Installation ' : I  I ' . '  
To obtain a copy of Xyce,  contact  the Xyce development  team  at h tp: //www. cs. sandia.  gov/xyce. 
Once  you  have  the  distribution  file, install Xyce from  the  command  line by following  the in- 
structions  below.  Examples  are  given for  reference. 
Installation  packages  are  named 
according  the  target  operating  system  and 
architecture  (parallel  or  serial). 
Unpack  the  appropriate  package for your 
platform. A similarly  named  installation 
directory is then  created.  Windows  users 
can  unpack  with  programs  such  as 
Winzip, PKZip, Winrar, etc. 
Enter  this  directory  and  run  the 
installation  shell  script.  Windows  users 
should  run  the install.  bat batch  file. 
Provide  the  requested  information. 
1nstall-Xyce-linux.tar.gz (Linux 
Serial) 
Install-Xyce-linux-MPI.  tar.gz (Linux 
Parallel) 
Install-Xyce-windows  .zip (Windows) 
$ gzip -d Install-Xyce-1inux.tar.gz 
$ tar xf Install-Xyce-1inux.tar 
 
$ cd  Install-Xyce-linux 
$ sh install-1inux.sh I 
Where  should Xyce be installed? 
/usr/local/Xyce-2.0 
I . . .  
Completing the steps above will unpack Xyce to the specified directory. IMPORTANT 
NOTE: if  installing both serial  and  parallel  verslons  of Xyce, you  must  specify  differ- 
ent  directories  for each  installation  location.  Failure to use  different  directories  will 
cause  the second  installation to overwrite  parts of the  first and will  likely  yield  an 
install  that does not function. Under  the  specified  installation  directories,  the  following 
subdirectories  will be  create : I 
I 
bin contains  the  executable  used to start  Xyce.  The  executable  name will vary  de- 
pending  on  the  target  operating  system  and  architecture. 1 ' j . :  . :  
- runxyce is the  shell  script for starting serial Xyce on  Unix  platforms. 
- runxyce. bat is the  batch  file for starting serial Xyce on Windows. 
- mpirun is the  wrapper  script  for  mpirun sed for running Xyce  in parallel  mode. 
doc contains  the Xyce Users'  Guide,  comprehensive  Reference  Guide,  and  Release 
Notes.  Read  these  for  more  information  about this release  and for detailed  instruc- 
tions  on how to  use  Xyce. 
. . .  
lib contains  configuration  files,  libraries,  and  metadata  for  Xyce. 
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*?st contains  sample  netlists and verification tools. 
2.2 Running Xyce 
ChileCAD [4], a GUI for Xyce is under  development and will be part of the overall  simulation 
framework by autumn of 2004. This manual only describes how Xyce is run from the 
command line. This section outlines how to run Xyce for both serial and MPI parallel 
simulations. 
Command  Line  Simulation 
Running Xyce from  the  command  line is straightforward.  The  scripts xmpirun and runxyce 
created  during  installation  (see  Section 2.1) set  up the runtime  environment and execute 
Xyce. (Microsoft  Windows  users  should  launch the “Command  PrompY  window and use 
the runxyce. bat batch file.)  Depending on whether  you  are  using  a  version  compiled  with 
MPI  support  or  a serial version,  there  are  two  ways to begin  running Xyce: 
Running  serial Xyce: 
> runxyce [optionsl <netlist filename> 
Running Xyce in parallel: 
> xmpirun -np <# procs>  [options]  <netlist  filename> 
where [options] are the command  line  arguments  for Xyce. For example, to log output to 
a  file  named sample.  log type: 
$ runxyce -1 sample.log  <netlist filename> 
The next example runs parallel Xyce on four processors and places the resultsinto a 
comma  separated  value  file  named results. csv: 
$ xmpirun  -np 4 -delim COMMA -0 resu1ts.c~~ <netlist filename> 
These  examples  assume  that <netlist filename> is  either in the  current  working direc- 
tory or includes  the path (full  or  relative) to the netlist  file.  Enclose  the  filename in quotation 
marks (” ”) if the path  contains  spaces.  Help is accessible  with  the -h option. 
For  MPI  runs, [options] may also include  command  line  arguments o mpirun. Consult the 
documentation  installed  with  MPI  on  your  platform  for  more  details  on  MPI  options.  The 
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-np <# procs> denotes the number  of  processors to use for the  simulation. NOTE: It is 
critical that  the  number of processors  used  is  less  than  the  number of devices  and  Voltage 
nodes  in  the  netlist. The  appropriate  script  used to run Xyce for  each supported Platform 
is listed in the Table 2.1. 
Apple  PPC osx Not  Available 
HPICompaq  Tru64 
SGI 64 bit IRlX 6.5 
Intel  X06  Linux 
Intel X86  FreeBSD 
Microsofl 
Intel X86 Windows runxyce. bat Not  Available 
2000 
runxyce 
mupirun 
Flgure 2.1. Platform  scripts  for  running Xyce. 
While Xyce is running, the progress of the  simulation is output to the command  line  window. 
See the Xyce Reference  Guide  for  complete  list and explanation  of  command  line  Options. 
Command Line Arguments 
Xyce supports a handful of command line arguments which must be given before the 
netlist filename. While most of these are intended for general use, others Simply give 
access to new features  that,  while  supported, are not  enabled  by  default.  These Options 
are  designated  as trial options. The general  usage  is  as  follows: 
runxyce [arguments] < n e t l i s t  filename> 
Table 2.1 gives  a  complete  lists  of  command  line  options. In this table, the shaded  rows 
indicate the trial options. DEPRECATED options are no longer supported and Wil be 
removed  from  future  releases. 
Argument Description Usage Defaul 
-h Help  optlon. rrlnrs usage  an   exns. -n 
-V Prints the version  banner  d  xits. -V 
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I I I I 
-delim  Set  the  output  file  fi ld. -delim 
<TABICOMMAIstring> 
-0 Place  thresults  in ospecified file. -0 <file> 
- 1  Place  thlog  utput  into  specified  file. -1 <file> 
-nox  Use  th  NOX nonlinear  solver. -nox <onloff> on 
-dva  Use  f ster  direct  vector  access. -dva <onloff> on 
-dma  Use f ster  direct  matrix  access. - h a  <onloff> on 
Table 2.1 : List of Xyce  command  line  arguments. 
Running Xyce in Parallel 
A parallel  version  of Xyce is available  for  several  different  platforms  as  shown in Table 2.1. 
Running Xyce in parallel requires  that he correct  version  of mpirun is used.  Use the script 
xmpirun to call the correct  version  with the appropriate  parameters.  For  example, to run 
Xyce on  two  processors  with an example  netlist,  type: 
xmpirun  -np 2 anExampleNetlist.cir 
In  general  the  number of processors is specified  by  using  the -np argument to the appro- 
priate mpirun command.  Some  specific  considerations  are  given  below. 
Running  Xyce  under MPICH 
The  MPICH  implementation  of  MPI  requires  that there exist  a  file of machines  on  which to 
run. On RedHat  Linux this is installed in /usr/lib/mpich/share.  On  FreeBSD  this  is  installed 
in  /usrilocal/mpichlshare.  This  file  must  contain  one  line  for  each  machine  on  which  a pro- 
cess  may  be  started.  If  you  do  not  have  write  access to the directory in which  the  default 
machines  file is stored you  may specify an alternate  file  with  the -machinef  ile  <machinef  ilename> 
option  to mpirun. 
MPICH  executes  parallel  jobs  by  using  the  remote shell (rsh)  or  secure  shell  (ssh) to the 
target machine. You might, therefore, be prompted for a password when starting up a 
multiple  processor  job. 
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. . .  
Running Xyce  under LAM MPI 
1 : .  , . .  
Unlike  MPICH,  LAM MPI requires  a  daemon  process  to  be  running  on  each  machine  that 
will  service  parallel  jobs.  This  daemon  is  started  by  using  the lamboot program. By default, 
lamboot will run a  daemon  on  the  local  machine,  but it may be given  a  file  name  containing 
a  list  of  machines  for  multiple-machine  jobs.  Consult  the b ost man  page  for  the  format  of 
the  file. 
lamboot runs  a  program  called lamd which  will  remain  running  until it is  halted. As long 
as l a i d  is running you may continue to run parallel jobs. Halt lamd using the lamhalt 
command. 
Guidance 
This  chapter  has  given  the  basic  mechanics of running Xyce in parallel. For general  guid- 
ance  regarding  solver  options,  partioning  options, and other  parallel  issues,  refer  to  chap- 
ter 10. Distributed  memory  circuit  simulation  still  contains  a  number of esearch  issues, so 
obtaining  an  optimal  simulation in parallel  is  a  bit of an  art. 
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3. Simulation Examples 
with Xyce 
Chapter  Overview 
This  chapter  provides  several  simple  examples of Xyce usage. An example  circuit  is  pro- 
vided for each  available  analysis  type. 
- -ection 3.1, Example Circuit  Construction 
ection 3.2, DC Sweep Analysis 
ection 3.3, Transient  Analysis 
27 
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3.1 Example Circuit  Construction I . .  
While  a  schematic  edit and capture  capability is under  development, XyCe currently  only 
supports circuit creation via netlist editing. Xyce supports most of the standard netlist 
entries  common  to  Berkeley  SPICE  3F5  and  Orcad  PSpice.  For  users  who  are  familiar 
with  PSpice  netlists,  the  differences  between  PSpice  and Xyce netlists  are  listed in the 
Xyce Reference  Guide [2]. 
Example: diode clipper  circuit 
I .  Open  a  new  netlist  file  using  a  standard  text  editor  (e.g., VI, Emacs,  notepad, etc.1. 
2. Type  the title on  the  first  line of the  netlist: 
Diode Clipper Circuit 
3.  Create  a  5V  DC  voltage  source  between  nodes 1 and 0 by  typing  the  following on a 
new  line: 
vcc 1 0 5v 
4. Create  another  DC  voltage  source  between  nodes  3  and 0 by  entering  the  following 
on a new  line: 
V I N  3 0 OV 
5.  Place  the  diodes in the  circuit  between  nodes 2 and 1, and nodes 0 and 2, respec- 
tively,  by  entering  the  following  lines: 
Dl  2 1 DiN3940 
D2 0 2  DlN3940 
6. Enter  resistors  R1, R2, R3 and R4, respectively: 
R i  2  3 1K 
R2 1 2 3.3K 
R3 2 0 3.3K 
R4 4 0 5.6K 
7. Place  the  capacitor in the  circuit: 
28 
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C 1  2 4 0 . 4 7 ~  
8. Add the  diode  model to the  netlist to complete it as  Figure  3.2. 
9. Complete the netlist by entering .END on the last line in the file. Save the file as 
cl ipper.c i r .  The complete netlist is shown in Figure 3.2 and the schematic in 
Figure 3.1. 
The  netlist in Figure 3.2 illustrates  some of the syntax of a  netlist  input  file.  Netlists  begin 
with  a  title  (e.g., "Diode Clipper  Circuit"), support  comments  (lines  beginning  with the 
"*" character),  devices,  model  definitions  and  the ".END" statement. 
This  netlist  file is not yet complete and will not run  properly  using Xyce (see  Section 2.2 
for  instructions on running Xyce) as it lacks  an  analysis  statement. As you proceed in this 
chapter,  you  will  see  how to add the appropriate  analysis  statement  and  run the clipper 
circuit. 
Figure 3.1. Schematic of diode  clipper  circuit with DC and  tran- 
sient  voltage  sources. 
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Diode  Clipper  Circuit 
* Voltage  Sources 
vcc 1 0 5v 
VIN 3 0 OV 
* Diodes 
Dl 2 1 DlN3940 
D2 0 2 DlN3940 
R1 2 3 1K 
* Resistors 
R2 1 2 3.3K 
R3 2 0 3.3K 
R4 4 0 5.6K 
* Capacitor 
Cl 2 4 0.4711 
* GENERIC  FUNCTIONAL  EQUIVALENT = 1N3940 
* TYPE:  DIODE 
* SUBTYPE: RECTIFIER 
.MODEL  DlN3940 D(
+ IS  4E-10 
+ RS = .lo5 
N = 1.48 
TT = 8E-7 
* 
* 
CJO = 1.95E-ll 
VJ = .4 
+ M = .36 
+ EG = 1.36 
+ XTI = -8 
+ KF = 0 
+ AF = 1 
FC = .9 
BV = 600 
+ IBV = 1E-4) 
.END 
* 
Figure 3.2. Dlode clipper  circuit netlist. I 
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3.2 DC Sweep Analysis 
This  section  illustrates how to run a DC  sweep  analysis  using Xyce. In this  example  we 
examine  the  DC  response  of  the  clipper  circuit  by  running  a  DC  sweep  of  the  input  voltage 
source (Vin) and  reviewing  at  the  results  generated  by Xyce. This  example  demonstrates 
using  DC  sweep  analysis  parameters  that  vary Vin from -10 to 15 volts in 1 volt  steps. 
Example: DC sweep analysis 
To set  up  and run  a DC  sweep analysis  using  the  diode  clipper  circuit: 
1. Open  the  diode  clipper  circuit  netlist  file (clipper.cir) using  a  standard  text  editor 
(e.g., VI, Emacs,  notepad,  etc.). 
2. Enter  the  analysis  control  statement in the netlist: 
.DC VIN -10 15 1 
3.  Enter  the  output  control  statement: 
.PRINT DC "(3) V(2) V(4) 
4. Save  the  netlist  file  and  run Xyce on  the  circuit.  For  example,  to  run  serial Xyce: 
> runxyce c l i ppe r . c i r  
5. Open  the  results  file  (clipper.cir.prn) and examine  (or  plot)  the  output  voltages  that 
were  selected  for  nodes  3  (Vin), 2 and 4 (Out).  Figure  3.4  shows  the  output  plotted 
as  a  function of the  swept  variable  Vin. 
The  modified  netlist  is  shown  below in Figure 3.3. 
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Diode Clipper Circuit with DC sweep analysis Statement 
* 
vcc 1 0 5v 
* Voltage Sources 
V I N  3 0 OV 
* Analysis Command 
.DC V I N  -10 15 1 
* output 
.PRINT DC v(3)  v(2) v(4) 
* Diodes 
D l  2 1 DlN3940 
D2 0 2 DlN3940 
R 1  2 3 1K 
* Resistors 
R2 1 2 3.3K 
R3 2 0 3.3K 
R4 4 0 5.6K 
* Capacitor 
C 1  2 4 0 . 4 7 ~  
* 
* GENERIC FUNCTIONAL EQUIVALENT 
* TYPE: DIODE 
* SUBTYPE:  RECTIFIER 
.MODEL DlN3940 D(  
t IS = 4E-10 
+ RS = . lo5 
+ N = 1.48 
+ TT = 8E-7 
t CJO = 1.95E-I1 
VJ = .4 
M = .38 
EG = 1.36 
KF = 0 
AF = 1 
XTI = -8 
t FC = .9 
t BV = 600 
+ IBV = 1E-4) 
.END 
* 
= lN3940 
1 
Figure 3.3. Diode clipper circuit netlist for DC sweep analysis. 
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/ .... ~, . . . ..~. 
Figure 3.4. DC sweep voltages  at  Vin,  node 2 and Vout. 
Table  3.1  gives  references  for further  explanation of the supported  DC  sweep  analysis. 
o find  outmore about.. . See.. . 
~~ I 
DC analysis  for  analog  designs  Chapter 7.2, DC  Analysis 
Table 3.1. DC Analysis  References 
3.3 Transient  Analysis 
This  section  shows how to run  a  transient  analysis  using  Xyce. In this example,  we look 
at the transient  response of the clipper  circuit to a  sinusoidal  input  voltage  source (Vin) 
and  review the results  generated  by  Xyce. This example  utilizes  a  sinusoidal  input  voltage 
source  running at a  frequency  of 1 kHz and amplitude of 10 volts. To set  up this example, 
we must modify the netlist to include this source. 
Example:  transient  analysis 
To set  up and run  a  transient  analysis  using the diode  clipper  circuit: 
1. Open  the  diode  clipper  circuit  netlist  file  file  (clipper.cir)  using  a  standard  text  editor 
(e.g., VI, Emacs,  notepad,  etc.). 
33 
XyceTM Users'  Guide Simulation  Examples  with Xyce 
2. If you added DC analysis statements in the previous example, remove them (see 
Figure 3.4). 
3.  Enter the analysis  control in the  netlist: 
.TUN 211s 2rns 
4. Modify the input  voltage  source (Vin) to generate  the  sinusoidal  input  signal: 
VIN 3 0 SIN(1OV  1kH.z) 
5. Save the netlist  file and run Xyce on  the  circuit.  For  example, to run serial Xyce: 
> runxyce clipper.cir 
6. Open the results file and examine  (or  plot) the output  voltages  for  nodes  3 (Vin), 2 
and 4 (Out). The  plot in Figure  3.6  shows the output  plotted  as  a  function  of  time. 
The modified  netlist is shown in Figure 3.5. 
Figure 3.6. Sinusoidal  input  signal  and  clipped  outputs. 1:' : : j 
Table  3.2  below gives referencesfor further  explanation of the  supported  transient  analysis. 
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Diode  Clipper  Circuit  with  transient  analysis  statement 
* Voltage  Sources 
vcc 1 0 5v 
VIN 3 0 SIN(0V  1OV IkHd 
* Analysis  Command 
.TRAN  2ns 2ms 
* 
* OUtPI' 
.PRINT I V ( 3 )  V(2) V'"' 
Dl 2 1 DlN3940 
* Diodc 
D2 0 2 DlN3940 
* Resistors 
R1 2 3 1K 
R2 1 2 3.3K 
R3 2 0 3.3K 
R4 4 0 5.6K 
Cl 2 4 0.47~ 
* Capacitor 
* 
* GENERIC  FUNCTIONAL  EQUIVALENT = lN3940 
* TYPE:  DIODE 
* SUBTYPE:  RECTIFIER 
.MODEL 01N3940 D( 
+ IS = 4E-10 
+ RS = ,105 
N = 1.48 - TT = 8E-7 
+ CJO = 1.95E-11 
+ VJ = .4 
+ 
+ 
M = .38 
EG = 1.36 
+ XTI = -8 
+ KF = 0 
+ AF = 1 
+ FC = .9 
+ BV = 600 
+ IBV = 1E-4) 
* 
I .END 
Flgure 3.5. Diode clipper circuit netlist  for transient analysis. 
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. . . . .  . .  . 
! 
Table 3.2. Transient Analysis References. 
. .  
. .  . . 
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4. Netlist Basics 
Chapter  Overview 
This  chapter  contains  introductory  material  on  netlist  syntax  and  usage.  Sections  include: 
ection 4.1 General  Overview 
ection 4.2 Devices  Available  for  Simulation 
ection 4.3 Parameters  and  Expressions 
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4.1 General Overview 
~ . ’ ’  
Introduction 
. .  . .  . . .  . .  
Using  a  netlist to describe  a  circuit  for Xyce is the  primary  method  used  for  running  a  circuit 
simulation.  Netlist  support  within Xyce largely  conforms to that  used  by  Berkeley  SPICE 
3F5  with  several  new  options  for  controlling  functionality  unique to Xyce. In a  netlist, the 
circuit is described by a  set of “element  lines”  which  define the circuit  elements and their 
values,  the  circuit  topology  (the  connection f the  circuit  elements), and a  variety of control 
options for the simulation.  The  first  line in the  netlist  file  must be a title and the last  line 
must  be “.END”. Between  these  two  constraints,  the  order of the  statements is irrelevant. 
Netlist Elements 
An  “element,line”,  for  which t e format is determined  by  the  specific  element  type,  defines 
each  circuit  element  instance.  The  general  format is given  by: 
<type><name> <node information> <element information ... > I 
The <type> must be a  letter (A through Z) and the <name> follows  immediately.  For  ex- 
ample, RARESITOR specifies  a  type=resistor  with  a  name ARESITOR. Fields  on  a  line are 
separated  by  spaces,  commas,  an  equal  sign  or  a left or right  parenthesis. ~ ’ : ’  . . . .  . 
A  number  field may be an  integer  or  a  floating-point  value.  Either  one  may be followed  by 
one of the following  scaling  factors: 
. I  
. .  
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Node  information is given in terms of node  names,  which  are  arbitrary  character  strings. 
The  only  requirement is that the ground  node is named ’0’. There  are  some  restrictions  on 
the  circuit  topology: 
There  can be no loop of voltage  sources  and/or  inductors. 
here  can be no cut-set of current  sources andor capacitors. 
very  node  must  have  a  DC  path to ground. 
Every  node  must  have  at  least  two  connections  (with  the  exception  of  unterminated 
transmission  lines  and  MOSFET  substrate  nodes). 
The  following  line  provides  an  example of an  element  line  that  defines  a  resistor  between 
nodes 1 and 3 with  a  resistance  value of 10kR. 
Example: RARESISTOR 1 3 10K 
Title, Comments and End 
The  first  line of the  netlist is the title  line  of the netlist  and is included in the  output  file.  It is 
a  common  mistake to forget the meaning of this first  line and begin the circuit  elements on 
the  first  line;  doing so will  probably  result in a  parsing  error. 
Example: Test  RLC  Circuit 
The “.~nd” line  must be the  last  line in the netlist, 
Example: .END 
Comments  are  supported in netlists and are  indicated by  placing  an  asterisk  at the be- 
ginning of the  comment  line.  They  may  occur  anywhere  in  the  netlist but they  must  be 
at the  beginning of a  line. Xyce also  supports  “in-line”  comments. An in-line  comment  is 
designated  by  a  semicolon and may occur  on  any  line.  Everything  after the semicolon  is 
taken  as  a  comment  and  ignored.  Any  line  that  begins  with  leading  white  space is also 
considered to be a  comment. 
Example: * This is a netlist comment. 
Example: WRONG:.DC .... * This type of inline comment is not supported. 
Example: .DC .... ; This type of inline comment is supported. 
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Netlist  Commands I . .  
Command  elements  are  used to describe  the  analysis  being  defined by  the  netlist.  Exam- 
ples  include  analysis  types,  initial  conditions,  device  models  and  output  control.  The Xyce 
Reference  Guide [2] contains  a  reference  for  these  commands. I . '  
Example: .PRINT TRAN V(Vout) 
. . .  . . .   . . . .  
. .  
. .  . 
Analog  Devices I 
The analog  devices  supported  include  most of the  standard  circuit  components  normally 
found in circuit  simulators  such as SPICE 3F5, PSpice,  etc., plus several  Sandia  specific 
devices. 
Example: D-CR303 N-0065 0 Dl59700 
Table 4.1 below  gives  references for further  explanation of the  supported  analog  devices. 
Analog  devices I Xyce Reference  Guide [2] 
Table 4.1. Analog  Devices  References. 
4.2 Devices Available for Simulation 
This  section  describes the different types of analog devices supported in Xyce. These 
include  standard  analog  devices,  sources  (dependent  and  independent) and subcircuits. 
Each  device  description  has  the  following  information: 
A description and an example  of the netlist  syntax 
The  corresponding  model  types and descriptions,  where  applicable 
The  corresponding  lists of model parameters and descriptions,  where  applicable 
W The associated circuit diagram and model equations (as necessary) ~ 
These  analog  devices  include  all of the standard  circuit  components  needed  for  most  ana- 
log circuits. User defined models may also be implemented using the .MOD= (model 
definition)  statement and macromodels  as  subcircuits  using the .SUBCKT (subcircuit)  state- 
ment. 
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Analog Devices 
Xyce supports  many  analog  devices,  including  sources,  subcircuits and behavioral  mod- 
els. The devices are classified  into  device  types,  each of which can have one or more 
model  types.  For  example, the BJT device  type  has two model  types:  NPN and PNP. 
The  device  element  statements in the netlist  always  start  with the name of the  individual 
device  instance.  The  first  letter of the  name  determines  the  device  type. The format  of 
the  following  information  depends  on the device  type  and its parameters.  The  Device Type 
summary  table  (Table 4.2) lists all of  the  analog  devices  supported  by Xyce. Each  standard 
device is then  described in more detail in the  following  sections.  Except  where  noted, the 
devices  are  based  upon  those  found in [5]. 
Table 4.2 is a  summary of the analog  device  types and the  form of their  netlist  formats.  For 
a  more  complete  description  of the syntax  for  supported  devices,  see the Xyce Reference 
Guide. [2]. 
Capacitor C 
Inductor L 
Resistor R 
Diode D 
Mutual  Ind ctor K 
Independent  Voltage 
Source 
Independent  Current 
Source 
Voltage  Controlled 
Voltage  Source 
Voltage  Controlled 
Current  Source 
Nonlinear  Dependent 
Source  (B  Source) 
Bipolar  Junction 
Transistor  (BJT) 
I 
E 
9 
+ [IC=<initial  value>] 
L<name> <+ node> <- node> [model name]  <value> 
+ [IC=<initial  value>] 
R<name> <+ node> <- node>  [model  name]  <value> 
+ [L=<length>l [W=<width>l 
D<name> <anode  node>  <cathode node> 
+ tmodel name> [area  valuel 
K<name>  (inductor 1> [<ind. ID*] 
+ <linear  coupling or model> 
V<name> <+ node> <- node> [[DC] <value>] 
+ [transient  specificationl ~ 
I<name> <+ node> <- node> [[DCl <value>] 
+ [transient specificationl 
E<name> <+ node> <- node> <+ controlling  node> 
+ <- controlling  node>  <gain> 
G<name> <+ node> <- node> <+ controlling  node> 
+ <- controlling  node>  <transconductance> 
B<name> <+ node> <- node> 
+ <I or V>=C<expression>l 
Q<name> <collector  node>  <base node> <emitter 
node>  [substrate  node]  tmodel  name>  [area 
valuel 
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Device Type Typical Netlist Format 
Letter I 
MOSFET M 
M<name> <drain  node>  <gate node> <source  node> 
+ <bulk/substrate node> <model name> 
+ [common model parameter]* 
T<name> <A port + node> <A port - node> 
+ <B port + node> <B port - node> 
+ <ideal  specification> 
Stname> <+ switch  node> <- switch node> 
+ <+ controlling  node> <- controlling node> 
+ <model name> 
X<name> [nodel * <subcircuit name 
+ [PARAMS: [<name>=<value>l *I 
Z<name> <nodel> <node2> bode31 
+ [node41 <model name> 
Transmission  Line T 
Voltage  Controlled 
Switch 
Subcircuit X 
PDE Devices Z 
Table 4.2: Analog  Device Quick Reference. 
4.3 Parameters and Expressions 
In addition to explicit  values,  the  user may use  parameters and expressions to symbolize 
numeric  values in the  circuit  design. 
Parameters 
A  parameter is like  a  programming  variable  that  represents  a  numeric  value  by  name.  Once 
you  have defined a  parameter  (declared its name and given it a  value)  at  a  particular  level 
in the  circuit  hierarchy,  you  can  use it to represent  circuit  values  at  that  level  or  any  level 
directly  beneath it in the  circuit  hierarchy.  One way that  you  can  use  parameters  is to apply 
the same  value to multiple part instances. 
How to  Declare  and  Use  Parameters 
In order to use a  global  parameter in a  circuit,  one  must: 
W define the parameter  using  a .PARAM statement  within  a  netlist 
replace an  explicit  value  with the parameter in the circuit 
Note  that Xyce reserves  several  keywords  that  may  not be used  as  parameter  names. 
These  are: 
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i 
However, in this  release of Xyce, only Time is predefined. 
Example:  Declaring a parameter 
1. Locate  the  level in the circuit  hierarchy  at  which  the . PARAM statement  declaring  a 
parameter will be placed  (note:  a  global  parameter  that  can  be us d anywhere in the 
netlist  can be declared  by  placing  the .PARAM statement  at  the  top-most  level of the 
circuit). 
2. Name  the  parameter and give it a  value.  The  value  can  be  numeric  or  given  by  an 
expression: 
.SUBCKT subcktl n l  n2 n3 
.PARAM res = 100 
* 
* other netlist statements here 
* 
.ENDS 
3. Note:  the  parameter  “res” can be  used  anywhere  within the subcircuit subcktl includ- 
ing  subcircuits  defined  within  it,  but  cannot be used  outside of subcktl. 
Example:  Using a parameter in the circuit 
1. Find the numeric value that is to be replaced by a parameter: a device instance 
parameter value, model parameter value, etc. The value being replaced must be 
accessible  with  the  current  hierarchy  level. 
2. Replace the numeric  value  with  the  parameter  name  contained  within  braces ( 0 )  as 
in: 
Ri 1 2 {res} 
Expressions 
In Xyce, an expression is a  mathematical  relationship  that may be used  any  place  one 
would use a number (numeric or boolean). Except in the case of expressions used in 
analog  behavioral  modeling  sources  (see  Chapter 6 )  Xyce evaluates  the  expression to a 
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value  when it reads in the circuit  netlist,  not  each time its  value is needed. It is therefore 
necessary  that  all  terms in an  expression be known  at  the  beginning of the  run. 
To use an expression in a  circuit  netlist: 
1. Locate the value to be replaced  (component,  model  parameter,  etc.). 
2. Substitute  the  value  with  an  expression utilizing the {} syntax: 
{expression} 
where expression can  contain  any of the following: 
available  operators  from  those in Table 4.3 
included  functions  from  those in Table 4.4 
W user-defined  functions 
user-defined  parameters  that  are  within  scope 
literal  operands 
The  braces ({}) instruct Xyce to evaluate  the  expression and use  the  resulting  value. 
Additional time-dependent constructs are available in expressions used in analog 
behavioral  modeling  sources  (see  Chapter 6).  1 . : . .  
Example:  Using an expression 
Scaling the DC voltage of a 12V independent voltage source, designated VF, by Some 
factor  can be accomlished  by  the  following  netlist  statements  (in  this  example  the  factor is 
1~5): 
.PARAM FACTORV=1.5 
VF 3 4 {FACTORV+12} 
. . .  . . .  . . . .  . 
Xyce will  evaluate  the  expression to: 
1 9  * 1 .5 or 18v0lts 
'Logical and  relational  operators  are  used  only with the I F 0  function. 
. .  
. .  . . .  . 
. .  
. .  . .  
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:lass of Operator.. . Meaning 
arithmetic + e.--... 3n  or  string co catenation 
- subtraction 
* multiplication 
/ division 
** exponentiation 
logical’ - unary NOT 
I boolean OR - boolean XOR 
R boolean AND 
relational __ equality 
!=  non-equality 
> greater-than 
>= greater-than or  equal 
__ 
< less-than 
<= less-than  or  equal 
Table 4.3. Expression operators 
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ABS(x) 1x1 
SQRT(x) f i  
MIN(x,y) min(x, Y) minimum of x and y 
MAX(x,y) m=(x, Y) maximum  of x and  y 
EXP(x) ex 
LN(x) 14x1 log base  e 
LOG(x) lodx) log base 10 
SIN(x) sin(x) X in radians 
ASIN(x) arcsin(x) result in radians 
SINH(x) sinh(x) X in radians 
ASINH(x) sinh-l(x) result in radians 
COS(x) cos(x) X in radians 
ACOS(x) arccos(x) result in radians 
COSH(x) cosh(x) X in radians 
ACOSH(x) cosh-'(x) result in radians 
TAN(x) tan(x) X in radians 
ATAN(x) axctan(x) result in radians 
TANH(x) tanh(x) x in radians 
ATANH(x) tanh-'(x) result in radians 
ATAN2(x,y) arctan(y/z) result in radians 
SGN(x) +1 if X > 0 
Oifx=O 
-1 if X < 0 
STP(x) 1 i f x > O  suppress  a  value until a  given time 
0 otherwise 
URAMP(x) x if X > 0 
0 otherwise 
IF(t,x,y) X if t is  true, 
t is an  expression  using the relational 
operators in Table 4.3 
y otherwise 0 
DDT(x) time derivative of x 0 
SDT(x)  time  integral of x 0 
0 
e 
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5. Working with .MODEL 
Statements 
Chapter  Overview 
This  chapter  contains  model  ideas  and  a  summary of the  ways to create  and  modify  mod- 
els.  Sections  include: 
ection 5.1, Definition ofa Model 
ection 5.2, Model  Organization 
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5.1 Definition of a Model 
A model  describes the electrical  performance  of  a part A part is a  component  in the circuit 
with specific  simulation  properties that define the part. In a  netlist,  a  part is identified  by its 
implementation  properties  designated  by  the  associated  model  name. 
Depending  on the given  device  type,  a  model is defined as either: 
a  model  parameter  set 
a  subcircuit  netlist 
Both  methods of defining  a  model  use  a  netlist  format,  with  precise  syntax  rules as de- 
scribed  below. 
. .  
Defining models  using  model  parameters , . .  . . .  
Xyce currently  has no built-in models. However, models  can be defined  for a device  by 
changing  some  or  all  of  the model  parameters from  their  defaults via the .MODEL Syntax. 
For  example: 
~ ...:: 
M5 3 2 l 0 MLOADl 
.MODEL  MLOADl NMOS (LEVEL=3 VTO=0.5 CJ=0 .025pF)  
This  example  defines  a  MOSFET  device,  then  specifies  parameters  defining  that  device in 
the .MODEL line. 
Most  device  types in Xyce support  some  form of model  parameters.  Consult the Xyce 
Reference  Guide [2] for the model  parameters  supported  by  each  device  type. 
Defining models  using  subcircuit  netlists 
In Xyce, models  may also be defined  using  the subcircuit syntax: .SUBCKT/.ENDS. This 
syntax  includes: 
netlists to define the configuration and function  of  the part. 
variable inpuf parameters to modify  the  model. 
See Figure 5.1 for an  example. 
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+**+other  devices 
X5 5 6 7 8 13dscl PARAMS: ScaleFac=2.0 
X6 9 10  11  12  13dscl 
****more  netlist  commands 
*** SUBCIRCUIT:  13dscl 
+** Parasitic  Model:  microstrip 
+** Only  one  segment 
.SUBCKT  13dsci 1 3 2 4 PARAMS: ScaleFac=l.O 
CO1 1 0 4.540e-12 
RGOl I 0 7.816e+03 
L1 1 5 3.718e-08 
R i  5 2 4.300e-01 
Cl 2 0 4.540e-12 
RGI 2 0 7.816e+03 
C02 3 0 4.540e-12 
RG02 3 0 7.816e+03 
L2 3 6 3.668e-08 
R2 6 4 4.184e-01 
C2 4 0 4.540e-12 
RG2 4 0 7.816e+03 
CM012 1 3 5.288e-13 
KMi2 L1 L2 2.229e-01 
CMi2 2 4 {5.288e-l3*ScaleFac) 
.ENDS 
Figure 5.1. Example  subcircuit  model. 
In this  example,  a  subcircuit  model  called 13dscl implementing  one part of a  microstrip 
transmission  line  is  defined  between the .SUBCKT/.ENDS lines,  and two diferent  instances 
of the  subcircuit are used in the x lines.  This  somewhat  artificial  example  shows  how  input 
parameters  are  used;  the  last  capacitor in the subcircuit is scaled  by  the  input  parameter 
ScaleFac. If  input  parameters are not  specified  on  the X line  (as in the  case of device X6), 
then the default values specified on the .SUBCKT line are used. Non-default values are 
specified  on the x line  using the PARAMS: keyword.  For  precise  syntax  consult the Xyce 
Reference  Guide [2]. 
Subcircuit  Hierarchy 
Xyce supports  the  definition of subcircuits  within  other  subcircuits.  Each  subcircuit  defini- 
tion  introduces  a  new  level in the circuit hierarchywith the top level  being the main  circuit. If 
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a  second  level is defined, it is composed of the  subcircuits in the  main  circuit  and  each  sub- 
sequent  level is composed  of the subcircuits  contained in the  previous  level. A subcircuit 
may also  contain  other  definitions  such as models  via  the .MODEL statement,  parameters 
via  the .PARAM statement, and functions  via  the .FUNC statement. 
In this  context, the subcircuit  defines  the  “scope”  for  the  definitions it contains.  That  is, 
the  definitions contained within  a  subcircuit can be used within  that  subcircuit and/or within 
any subcircuit i t  contains.  Any  definitions  occuring in the main  circuit have global  scope 
and can  be  used  anywhere in the circuit.  A  name,  such  as  a  model,  parameter,  function or 
subcircuit  name,  occurring in a  definition at  one  level  of  a  circuit  hierarchy  can  be  redefined 
at any lower level contained directly by the subcircuit. In this case, the new definition 
applies at the given  level  and  those  below. 
In the  following  example,  the  model  named MODl can  be  used in subcircuits SUBl and SUB2 
but not in the subcircuit SUB3. The  parameter P i  has  a  value  of 10 in subcircuit SUB1 and a 
value of 20 in subcircuit sUB2. 
. .  ... j : ”  
.SUBCKT SUBl 1 2 3 4 
.MODEL  MODl NMOS(LEVEL=2) 
.PARAM P1=10 
* 
* subcircuit devices omitted f o r  brevity 
.SUBCKT SUB2 1 3 2 4 
.PARAM Pi=20 
* 
* 
* subcircuit devices omitted for brevity 
* 
.ENDS 
.ENDS 
.SUBCKT SUB3 1 2 3 4 
* 
* subcircuit devices omitted for brevity 
* 
. ENDS 
Figure 5.2. Example subcircuit model. 
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5.2 Model Organization 
While it is always possible to make a self-contained netlist in which all models for all 
parts  are  include  along  with the circuit  definition, it is often  more  convenient to organize 
frequently-used  models  into  separate  model  libraries. Xyce provides  a  very  simple  mecha- 
nism  that  allows this organization.'  Models are simply  collected  into  model  library  files, and 
then  accessed  by  netlists as needed by insertion of  an .INCLUDE directive. This section 
describes the process in detail. 
Model  libraries 
Device model and subcircuit definitions may be organized into model libraries. These 
libraries  are  text  files  (similar to netlist  files)  that have  one or more  model  definitions.  Model 
library  names  usually end with  a .lib extension,  but  may be named  using  any  convention 
the  user  chooses. 
As a  rule-of-thumb,  model  libraries  files  typically  include  similar  model  types. In these  files, 
the header comments describe the models  therein. 
Model library  configuration 
In Xyce,  model  libraries are implemented using the .INCLUDE statement. Once a file is 
included, its contents  are  available to the  netlist  just  as if the entire  contents  had  been 
inserted  directly  into the netlist. 
As an  example,  one  might  create  the  following  model  library  file  called bjtmodels.lib, 
containing .MODEL statements  for  common  types  of  bipolar  junction  transistors: 
*bjtmodels.lib 
*.Bipolar transistor models 
.MODEL 92N2222 NPN (Is=14.34f Xti=3 Eg=l.ll Vaf=74.03 Bf=5 Ne=1.307 
+ Ise=14.34f Ikf=.2847  Xtb=1.5 Br=6.092 Nc=2 Isc=O Ikr=O Rc=l 
+ Cjc=7.306p Mjc=.3416 Vjc=.75 Fc=.5 Cje=22.0lp Mje=.377 Vje=.75 
+ Tr=46.91n Tf=4ll.ip Itf=.6 Vtf=l.7  Xtf=3 Rb=lO) 
.MODEL 283700 NPN  (ISe17.2E-15 BF=lOO) 
.MODEL 2N2907A PNP (IS=l.E-l2  BF=100) 
The  models 92N2222, 2N3700 and 2N2907A could then be used in a  netlist  by  including the 
bjtmodels.libfile. 
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.INCLUDE "bjtmodels.lib" 
41 1 2  3 Q2N2222 
Q2 5 6 7 2N3700 
Q3 8 9 10 2N2907A 
*other netlist entries 
.END 
Because the contents  of  an  included  file  are  simply  inserted  into the netlist at the point 
where  the .INCLUDE statement  appears,  the  scoping  rules for . INCLUDE statements is the 
same as  for  other  types  of  definitions  as  outlined in the  preceding  section.  Note  that the 
path to the library  file is assumed to be  relative to the  execution  directory,  but  absolute 
pathnames are permissible. 
: I . ,  ' . , ,  
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6. Analog  Behavioral 
Modeling 
Chapter  Overview 
This  chapter  contains  a  description of analog  behavioral  modeling in Xyce. Sections in- 
clude: 
- "ection 6.1 ,Overview ofAnalog Behavioral  Modeling 
ection 6.2, Speciving ABM Devices 
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6.1 Overview of Analog Behavioral 
Modeling 
The  analog  behavioral  modeling  capability of Xyce provides for flexible descriptions of 
electronic components in terms of a transfer function or lookup table. In other words, 
a mathematical relationship is used to model a circuit segment removing the need for 
component  by  component  design. 
The primary  device  used  for  analog  behavioral  modeling in Xyce is the B device,  or  non- 
linear  dependent  source.  A B device  can  serve  as  a  voltage  or  current  source, and by 
using  expressions  dependent  on  voltages and currents  elsewhere in the circuit the user 
can  produce  any  desired  behavior. 
. . . . ,  1 
6.2 Specifying ABM Devices I 
ABM  devices (B devices)  are  specified in a  netlist the same  way  as  other  devices.  Cus- 
tomizing  the  operational  behavior f the device  is  achieved  by  defining an ABM  expression 
describing how inputs are transformed  into  outputs. 
For example,  the  pair  of  lines  below  would  provide  exactly  the  same  behavior as a 10K re- 
sistor  between  nodes 1 and 2. It is  written to be  a  current  source  with t e current  specified 
using  Ohm's  law  and the constant  resistance. 
.PARAM Resl=iOK 
Blinearres 1 2 I={(V(h-V(i))/Resl} 
A  nonlinear  resistor could be  specified  similarly: 
. PARAM R1=0.15 
.PARAM R2=6 
.PARAM E2 = {2*Ei} 
.PARAM delr = {Ri-RO} 
.PARAM kl = {i/E1**2} 
.PARAM r2 = {RO+sqrt(2)*delr} 
.FUNC Rregl(a,b,c,d) {a  +(b-a)*c/d} 
.Func RregP(a,b,c,d,f) {a+sqrt(2-b*(2*c-d)**2)*f} 
Bnlr 4 2 V = {I(Vmon) * IF (  
+ V(101) < El, Rregl(RO,Rl,V(lOl),El), 
. .  . 
. . .  
1' . 
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In this example, Bnlr provides  a  voltage  between  nodes 4 and 2, and the  voltage is de- 
termined  using  Ohm's  law  with  a  resistance  that is a  function of the voltage  on node 101 
and  a  number of parameters.  These  two  examples  demonstrate  how the B source  can be 
used  either as a  voltage  source  (by  specifying V=Cexpression)) or  as a  current  source 
(with I=Iexpression)). 
Note  that  unlike  expressions  used  in  parameters  or  function  declarations,  expressions in 
the  nonlinear  dependent  source may contain  voltages and currents  from  other parts of the 
circuit,  or  even  explicit  time-dependent  functions.  These  expressions are evaluated  every 
time the current  or  voltage  through  the  source  are  needed. 
Additional  constructs  for  use  in  ABM  expressions 
ABM  expressions  follow  the  same  rules  as  other  expressions in a  netlist  with the additional 
ability to specify  signals  (node  voltages and voltage  source  currents) and explicitly  time- 
dependent functions in the expression. In ABM expressions, refer to signals by name. 
Xyce recognizes the following  constructs in ABM expressions: 
(<node name>, <node name>) 
(<voltage source name>) 
he variable TIME 
3okup tables 
In a  hierarchical  circuit  (a  circuit  with  possibly  nested  levels of subcircuits),  voltage  source 
names  that  appear in an ABM  expression  must be the  name of a  voltage  source in the 
same  subcircuit  as  the  ABM  device.  Similarly,  node  names in an  ABM  expression  must be 
the  node  names of one  or  more  devices in the same  subcircuit  as  the  ABM  device. 
Lookup  Tables  in  Analog  Behavioral  Modeling 
Lookup  tables  provide  a  means of specifying  a  piecewise-linear  function i an  expression. 
A  table  expression is specified  with the keyword TABLE followed  by  an  expression  that is 
evaluated  as  the  independent  variable of the piecewise  linear  function,  followed  by  a  list of 
pairs of independent  variablekiependent  variable  values. For  example 
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Example: B1 1 0 V={TABLE {time} = (0,O) (1,2) (2,4)  (3,6)} 
will produce  a  voltage  source  whose  voltage is a  simple  linear  function of time. At t = 0 the 
voltage is 0 volts,  at  time t = IS the voltage is 2 volts,  and  at  times in between  the  voltage 
is determined by  linear  interpolation. 
The  independent  variable of the  table  source  does  not have to be a  simple  expression: 
Example: B1 1 0 V={TABLE {V(5)-V(3)/4+l(V6)*Resl} = ( 0 , O )  (1,2) (2,4) (3,6)} 
Alternate  behavioral  modeling  sources 
In addition to the  primary  nonlinear  dependent  source,  the B source, Xyce also  supports 
the  PSpice  extensions to the standard  Spice  voltage-  and  current-controlled  sources, the 
E, F, G and H sources.  These  sources  are  provided for PSpice  compatibility,  and  are  con- 
verted  internally  into B sources.  See  the  Netlist  Reference  chapter of the Xyce Reference 
Guide [2] for the syntax  of  these  compatibility  devices. 
. . .  
. .  
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7. Analysis Types 
Chapter  Overview 
This chapter contains a description of the different analysis types available in Xyce. It 
includes  the  following  sections: 
- ^ ection 7.2, DC Analysis 
ection 7.3, Transient  Analysis 
ection 7.4, STEP Parametric  Analysis 
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7.1 Introduction 
I 
Several  simulation  analysis  options  are  supported  within Xyce. For  basic  analysis, Xyce 
currently  supports  DC and transient  analysis; AC analysis  is  intended to be supported in a 
future  release.  STEP  parametric  analysis,  which  applies  an  outter  parameter  loop  to  either 
DC or  transient  analysis  is  available.  Also,  a  variety  of  optimization  and  design  options  are 
available via coupling  with  the DAKOTA optimization  framework [l]. While DAKOTA is  not 
distributed as part of Xyce, Sandia  customers may contact  the Xyce team  for  assistance 
with this  capability. 
7.2 DC Analysis 
The DC  sweep  analysis capability in Xyce carries out a sweep, in DC  mode,  on a  circuit. 
DC sweep is supported for a source (current or voltage), through a range of specified 
values.  As  the  sweep  proceeds,  the  bias  point is computed  for  each  value in the  specified 
range of the sweep. 
If the  variable to be  swept is a  voltage  or  current  source,  a  DC  source  must  be  used.  The 
DC value is  set in the  netlist  (see  the Xyce Reference  Guide [2]). In simulating  the  DC 
response  of  an  analog  circuit, Xyce eliminates  any  time  dependence  from  the  circuit.  This 
is accomplished  by  treating all capacitor  elements as open  circuits, all inductor  elements 
as  short  circuits  and  using  only  the  DC  values of both  voltage and current  sources. 
Setting Up and Running a DC Sweep I . :  
Following the example given in Section 3.2, the diode clipper circuit netlist is shown in 
Figure 7.1 with  a DC  sweep  analysis  specified.  Here,  the  voltage  source Vin is swept  from 
-10 to 15 in 1 volt  increments,  resulting in 26 DC  operating  point  calculations.  Note  also 
that  the  default  setting  for Vin is  ignored  during  these  calculations. All other  source  values 
use  the  specified  values (vcc = 5v in this  case). 
Running Xyce on this netlist produces an output results file named clipper.cir.pm. 
Plotting  this  data  produces  the  graph  shown in Figure 7.2. 
~ 
OP Analysis 
Xyce also supports .OP analysis statements. In Xyce, .OP should be considered as a 
shorthand  for  a  single  step  DC  sweep, in which  all  the  default  operating  point  values  are 
used.  One  can  also  consider .OP analysis to be  the  operating  point  calculation  which  would 
occur  as the intitial  step to a  transient  calculation,  without  the  subsequent  time  steps. 
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I Diode  Clipper  Circuit 
VCC 1 0 5V VIN 3 0 OV 
** Voltage  Sources 
* Analysis  Command 
.DC  VIN -10 15 1 
* output 
.PRINT.DC V(3) V(2) V(4) 
Dl 2 1 DlN3940 D2 0 2 DlN3940 
* Diodes 
* Resistors 
RI 2 3 1K 
R2 1 2 3.3K 
R3 2 0 3.3K 
R4 4 0 5.6K 
* Capacitor 
C1 2 4 0.47~ 
** GENERIC  FUNCTIONAL  EQUIVALENT = 
* TYPE:  DIODE 
* SUBTYPE:  RECTIFIER 
.MODEL DlN3940 D( 
+ IS = 4E-10 
+ RS = .IO5 
N = 1.48 
TT = 8E-7 
CJO = 1.95E-11 
VJ = .4 
M = .38 
EG = 1.36 
XTI = -8, 
KF = 0 
AF = 1 
FC = .9 
BV = 600 
IBV = 1E-4) 
1N3940 
* .END 
t 
Figure 7.1. Diode clipper circuit netlist for DC sweep analysis. 
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Figure 7.2. DC sweep  voltages  at  Vin,  node 2 and  Vout. 
This  capability  was  mainly  added so that  the  code  would be  able  to  handle  legacy  netlists 
which  used  this  type of analysis  statement. In most  versions of SPICE, using . OP will  result 
in extra  output  which  is  not  available  from  a DC sweep.  That  additional  output  capability 
has  not  yet  been  implemented  in Xyce. 
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7.3 Transient Analysis 
The  transient  response  analysis  simulates the response of the circuit  from TIME=O to a 
specified  time.  Throughout  a  transient  analysis,  any or all of the independent  sources  may 
have  time-dependent  values. 
In Xyce, the transient  analysis  begins by performing  its  own  bias  point  calculation  at the 
beginning  of  the  run,  using the same  method  as  used  for  DC sweep. This is required to set 
the  initial  conditions  for  the  transient  solution  as  the initial values  of  the  sources may differ 
from  the  their DC values. 
To run a  transient  simulation, the circuit  netlist  file  must  include  a .TUN command  with the 
parameters  required  for  the  desired  transient  analysis  (see  the Xyc Reference  Guide [2]). 
In addition,  the  netlist  must  contain  one of the  following: 
1 independent,  transient  source  (see Table 7.1), 
1 initial  condition  on  a  reactive  element, or 
time-dependent  behavioral  modeling  source  (see  Chapter 6) 
Defining  a Time-Dependent (transient)  Source 
Overview of Source Elements 
Source  elements,  either  voltage or current, are entered in the netlist  file  as  described in the 
Xyce Reference  Guide [2]. Table  7.1 list the time-dependent  sources  available in Xyce for 
either  voltage or current.  For  voltage  sources,  the  name is preceeded  by the letter V while 
current  sources are preceeded by the  letter I. 
EXP I Exponential Waveform 
PULSE  Pulse  Waveform 
PWL  Piecewise  Linear  Waveform 
SFFM I Frequency-modulated  Wav form 
SIN Sinusoidal  Waveform 
Table 7.1. Summary of time-dependent sources supported by 
Xyce. 
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To use  one  of  these  time-dependent  or  transient  sources,  the  user  must  place the source 
element  line in the netlist and characterize  the  transient  behavior  using  the  appropriate 
parameters.  Each  transient  source  element  has  a  separate  set of parameters  dependent 
on  its  transient  behavior. In this way, the user  can  create  analog  sources  which  produce 
sine wave, square pulse, exponential pulse, single-frequency FM, and piecewise linear 
waveforms. 
I 
Defining Transient Sources 
To define  a  transient  source: 
I . .  
Select  one of the supported  sources:  independent  voltage  or  current  source. 
Choose  a  transient  source  type  from Table 7.1. 
Provide  the  transient  parameters  (see  the Xyce Reference  Guide [2]) to fully  define 
the  source. 
Below is  an example of an independent sinusoidal voltage source in a circuit netlist. It 
creates  a  voltage  source  between  nodes 1 and 5 that  oscillates  sinusoidally  between -5V 
and +5V with  a  frequency of 50 KHz. 
Example: Vexemple 1 5 SIN(-5V 5V 50KHz) 
Transient  Calculation  Time  Steps 
During the simulation, Xyce uses  a  calculation  time  step  that  is  continuously  adjusted for 
accuracy  and  efficiency (see [SI). During periods of circuit  idleness  the  calculation time 
step is increased, and during dynamic portions of the waveform it is decreased. This 
release of Xyce does  not  allow the user to specify  a  maximum time step. 
The  internal  calculation  time  steps  used  might  not be consistent  with the output  time  steps 
requested by the  user. By default Xyce outputs  solution  results  at  every time step  it cal- 
culates. If the user  selects  output  timesteps via the .OUTPUT statement  (see  Chapter 9) 
then Xyce will output  results  for  the  closest time step  that  follows the time  requested  by  the 
user. There is currently no  mechanism  for  forcing Xyce to output at precise  user-specified 
times. 
Checkpointing and Restarting 
The .OPTIONS RESTART command (in the netlist) is used to control  all  checkpoint  output 
and restarting. Checkpointing and associated restart can be extremely useful for long 
simulations. In essence, Xyce allows the user to save  the state of  the  simulation during a 
I 
62 I ’ :  
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
7.3 Transient  Analysis  XyceTU  Users'  Guide 
run  (at  intervals  the  user  specifies) (checkpoinfing). This  checkpoint  data  can  then be read 
in to resfart the  simulation  from  any of the saved (checkpointed) time  points. 
Checkpointing  Command  Format 
'IPTIONS RESTART PACK=<OIl>  JOB=<job  name> [INITIAL-INTERVAL=<interval> 
:to> <io> [<ti> <il>. . .I11 
PACK=<OI 1> indicates  whether  the  restart  data  files will contain  byte  packed  data(1) 
or  not(0). JOB=<job  name> identifies  the  prefix  for  restart  files.  The  actual  restart  files 
will be  the job name  appended  with the current  simulation  time  (e.9. namele-05 for 
JOB=name and simulation time 1  e-05  seconds).  Furthermore, the 
INITIAL_INTERVAL=<interval> identifies  the  initial  interval  time  used  for  restart Out- 
put.  The ctx  ix> intervals  identify  times (tx) at which the output interval (ix) will 
change.  This  functionality is identical  that  described for the .OPTIONS  OUTPUT com- 
mand  (see  Section  9.1). 
Example - generate  checkpoints  at  every  time  step  (default): 
.OPTIONS  RESTART  JOB=checkpt 
xample - generate  checkpoints  every  0.1 ps: 
.OPTIONS  RESTART  JOB=checkpt  INITIAL-INTERVAL=O.lus 
xample - generate  unpacked  checkpoints  every 0.1 ps: 
.OPTIONS  RESTART PACK=O JOB=checkpt  INITIAL-INTERVAL=O.lus 
-xarnple - Initial  interval of 0.1 ps, at 1 ps in the simulation,  change  to  interval  of 0.5 
IS, and  at 10 ps change to an  interval  of  0.1 ps: 
.OPTIONS  RESTART  JOB=checkpt  INITIAL-INTERVAL=O.lus lus 0.5~s 
+ lOus 0.lus 
Restarting  Command  Format 
W .OPTIONS  RESTART <FILE=<filename> I JOB=<job name> START-TIME=<time>> 
+ [INITIAL-INTERVAL=<interval> [<to> <io> [<tl> <il> . . .I11 
To restart  from  an  existing  restart  file,  the  file  can  be  specified by using  either  the 
FILE=<f ilename> parameter to explicitly  request  a  file  or 
JOB=<job  name>  START_TIME=<time> to specify  a  file  prefix  and  a  specific  time. The time 
must  exactly  match  an  output file time for  the  simulator to correctly  load the file. To continue 
generating  restart  output  files, INITIALINTERVAL=<interval> and  following  intervals  can 
be appended to the command in the  same  format  as  described  above. 
Example - Restart  from  checkpoint  file at 0.133 ps: 
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.OPTIONS RESTART JOB=checkpt START-TIME=O.l33us 
Example - Restart  from  checkpoint  f le at 0.133 1.3 : ~ 
.OPTIONS RESTART FILE=checkptO.000000133 
Example - Restart  from 0.133 p.3 and  continue  checkpointing at 0.1 p6 intervals: 
.OPTIONS RESTART FILE=checkptO.000000133 JOB=checkpt-again 
+ INITIAL-INTERVAL=O.lus 
. . . .  . . .  
. . .  . . 
. . . .  . 
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7.4 STEP Parametric Analysis 
The .STEP command  performs  a  parametric  sweep for all the analysies  of  the  circuit.  When 
this command is invoked, all of the typical analysis, such as .DC or . T U N  analysis are 
performed at  each  parameter  step. 
This  capability is very  similar to the STEP capability in PSPICE and ChileSPICE,  but  not 
identical. Efforts will be made in future releases to make the .STEP capability in Xyce 
100% compatible  with  those  codes.  In Xyce, .STEP can be used to sweep  over  any  device 
instance  or  device  model  parameter,  as  well  as  the  circuit  temperature.  Currently,  there is 
not a  capability  for  sweeping  global  parameters, a  specified by a . PARAM statement. 
Sweeping  over  a  Device  Instance  Parameter 
One  specifies  a .STEP analysis by  simply  adding  a . STEP line to a  netlist. . STEP by  itself 
is not  an  adequate  analysis  specification,  as it merely  specifies  an  outer  loop around the 
normal  analysis.  There  needs to be a  standard  analysis  line,  such  as . T U N  or .DC as Well. 
A  typical .STEP line looks like  this: 
Example: .STEP M1:L 7u 5u -1u 
This  has  a  very  similar  format to the .DC line. In this  example, M1:L is the  name  of the 
parameter, 7u is the initial  value of the parameter, 5u is the final  value of the  parameter, 
and -1u is  the  step  size.  Currently, Xyce can  only  handle  linear  sweeps. 
The  example  uses M ~ : L  as  the  parameter,  but it could  have  been  any  model  or  instance 
parameter  that  existed in the  circuit.  Internally, Xyce handles  the  parameters  for all device 
models  and  device  instances in the same way. You can  uniquely  identify  any  parameter 
by  specifying the device  instance  name,  followed  by  a  colon (:), followed  by the specific 
parameter  name.  For  example, all the  MOSFET  models  have  an  instance  parameter  for 
the  channel  length, L. If you have  a  MOSFET  instance  specified in a  netlist,  named M1, 
then  the  full  name  for Ml's channel  length  parameter is M1:L. 
A  simple  application of .STEP to a  device  instance is given in figure 7.3. This is the same 
diode  clipper  circuit  as was used in the  transient  analysis  chapter,  except  that  a  single  line 
(in red  font)  has  been  added. The .STEP line will cause Xyce to sweep the resistance  of 
the  resistor, R4, from 3.0 KOhms to 15.0 KOhms, in increments of 2.0 KOhms. This  means 
that  a total of seven  transient  simulations will be performed,  each  one  with  a  different  value 
for R4. 
As the  circuit is executed  multiple  times,  the  file  output  needs to be a  little  more  sophisti- 
cated.  The .PRINT statement  is still used in much the same way as  before.  However, there 
is  a  separate  *.prn  output  file  for  each .STEP increment. 
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Transient  Diode  Clipper  Circuit  with  step  analysis 
vcc 1 0 5v 
* Voltage  Sources 
VIN 3 0 SIN(0V  10V 1kHd 
* Analysis  Command 
. l W N  2ns  2ms 
* output 
i :R 3.OK 15.OK  2.OK 
statement 
I 
Dl 2 1 DlN3940 
D2 0 2 DlN3940 
* Resistors 
X1 2 3 1K 
R2 1 2 3.3K 
R3 2 0 3.3K 
R4 4 0 5.6K 
Cl 2 4 0.47~ 
* Capacitor 
* GENERIC  FUNCTIONAL  EQUIVALENT = 1N3940 
* TYPE: DIODE SUBTYPE:  RECTIFIER 
.MODEL  DIN3940 D(
+ IS = 4E-10 
+ RS = .IO5 
+ N = 1.48 
+ TT  8E-7
+ CJO = 1.95E-11 
+ VJ = .4 
+ M = .38 
+ EG = 1.36 
+ XTI = -8 
+ KF = 0 
+ AF = I 
+ FC = .9 
+ BV = 600 
+ IBV = 1E-4) 
* 
Figure 7.3. Diode  clipperircuit  netlist  for  step  t ansie t  analyss. 0 
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The  naming  convention for .STEP simulation  *.prn  files  is  the  same as in the nOn-.STEP 
case, except that the string "STEP'" is added  to  the  name,  where the "*" is an  integer 
number  indicating the step. 
The  example  file  given in figure 7.3 has  a  filename of clip.cir.  The  output  files  generated  by 
the .PRINT statement  are: 
clip.cir.STEPO.pm fOrR4 = 3.OK 
clip.cir.STEPl.pm fOrR4 = 5.OK 
clip.  cir . STEP:! . p m  for R4 = 7 .  OK 
clip.  cir . STEP3 . p m  for R4 = 9. OK 
clip.cir.STEP4.pm fOrR4 = 1 l .OK 
clip.cir.STEP5.pm fOrR4 = 13.OK 
clip.cir.STEP6.pm fOrR4 = 15.OK 
These  files  will be similar in length,  but  not  identical,  as  changing  the  resistance  changes 
the  numerical  requirements  a  little bit, resulting  in  slightly  different  time  step  sizes. 
Sweeping  over a Device  Model  Parameter 
Sweeping  a  model  parameter  can  be  done in an  indentical  manner to an  instance  param- 
eter.  Figure 7.4 contains  the  same  circuit as in figure 7.3, but  with  a new .STEP line  added. 
The  new .STEP line  refers to a  model  parameter, DlN3940: IS. Note  that  separate .STEP 
lines is the  correct way  to specify  multiple  parameters for .STEP analysis.  Each  parameter 
needs  its  own  separate  line. In this respect,  the .STEP line  syntax  differs  from  the .DC line 
syntax. 
Sweeping over  Temperature 
It is also  possible to sweep  over  temperature. To do so, simply  specify temp as the param- 
eter  name.  It will work  in the same  manner  as .STEP when  applied to model and instance 
parameters. 
Special  cases:  Sweeping  Independent  Sources,  Resistors, 
Capacitors 
For  some  devices,  there is generally  only  one  parameter  that  one  would  want o actually 
sweep.  For  example,  a  linear  resistor's  only  parameter  of  interest is he resistance, R. Sim- 
ilarly,  for  a DC voltage  or  current  source,  one is usually  only  interested in the  magnitude  of 
the  source.  Finally,  linear  capacitors  generally  only  have th  capacitance, C, as  a  parame- 
ter of interest. To make  things  easier  for the user,  these  three  types of devices  have  default 
parameters.  Examples of usage are given  below. 
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Transient  Diode  Clipper  Circuit  with  step analysis 
* Voltage  Sources 
vcc 1 0 5v 
VIN 3 0 SINtOV  1OV  1kHz) 
* Analysis  Command 
.TRAN  2ns  2ms 
* output 
.PRINT TRAN V(3)  V(2) V(4) 
.STEP R4:R 3.OK  15.0K  2.OK 
.STEP  DlN3940:IS  2.0e-10  6.0e-10  2.0e-10 
* Diodes 
Dl 2 1 DlN3940 
D2 0 2 DlN3940 
R 1  2 3 1K 
* Resistors 
R2 1 2 3.3K 
R3 2 0 3.3K 
R4 4 0 5.6K 
* Capacitor 
C1 2 4 0.47~ 
* GENERIC  FUNCTIONAL  EQUIVALENT = lN3940 
* TYPE:  DIODE  SUBTYPE:  RECTIFIER 
.MODEL  DlN3940 D(
+ IS = 4E-10 
+ RS = ,105 
+ N = 1.48 
+ TT = 8E-7 
+ CJO = 1.95E-11 
+ VJ = .4 
+ M = .38 
+ EG = 1.36 
* Step  statements 
+ 
+ 
XTI = -8 
KF = 0 
+ AF = 1 
+ 
+ 
FC = .9 
BV = 600 
+ IBV = 1E-4) 
* 
Figure 7.4. Diode  clipper  circuit  netlist for 2-step  transient  analy- 
sis. 
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Example: 
.STEP R4 3.OK 15.OK 2.OK 
.STEP VCC 4.0 6.0 1.0 
.STEP ICC 4.0 6.0 1.0 
.STEP C1 0.4511 0.50~ 0.111 
Independent sources require some extra explanation. There are a number of different 
types of independent  source,  and  only  some of them  have  default  parameters.  Sources 
which  are  subject to .DC sweeps  (swept  sources)  do  not  have  a  default  parameter,  as this 
could easily  lead to infinite loops.  The  various  independent  source  defaults  are defined in 
the  table. 
VO (DC  yalue,  Offset) 
Exponential  source V i  (DC  value,  Initial  value) 
Pulsed  source V2 (Pulsed  value) 
Constant,  or  DC  source VO (Constant  value) 
Piecewise  Linear  source No default 
SFFM source No default 
Swept  source  (specified  on a .DC line) No default 
Table 7.2: Default  parameters for independent  sources. 
Xyce'" Users' Guide 
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8. Using Homotopy 
Algorithms to Obtain 
Operating Points 
Chapter  Overview 
This  chapter  includes  the  following  sections: 
Section 8.1, Homotopy  Algorithms Overview 
ection 8.2, Examples 
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8.1 Homotopy Algorithms Overview 
The  most  difficult  type of numerical  nonlinear  circuit  problem to solve is a  DC  operating 
point.  Unlike  transient  analysis,  DC  operating  point  analysis  cannot  rely  on the results of 
a  previous time step.  Also,  operating  points  often  have  multiple  solutions,  both  valid and 
invalid. 
Homotopy  methods  can  often  provide  solutions to difficult  nonlinear  problems  when  other, 
more  conventional  numerical  methods  fail. In recent  years,  these  techniques  have  been 
applied to circuit  analysis.  As of the Xyce Version 2.0 release,  some of these  algorithms 
have  been  added to Xyce. This  chapter  gives  an  introduction to the  usage of homotopy 
algorithms  (also  called  continuation  algorithms) in Xyce. For  a  more  complete  description 
of  solver ptions,  see the Xyce  Reference  Guide [2]. . j l  j ; . . , ,  
' .  ~ 
~ 
. .  
HOMOTOPY  Algorithms  Available in Xyce 
There are two general  types  of  homotopy  which are available in Xyce. The  first  (which  is 
which  the  homotopy  parameter is an  already-defined  input  parameter to a  device  model 
set  with .options nonlin continuation=i), is a simple natural parameter homotopy, in 
or instance. This algorithm can be useful, but often is not. The most obvious natural 
parameters to use  (the  magnitudes of independent  sources) tend to lead to turning  points 
in the continuation. 
The  second is an  algorithm  which is designed  especially  for  MOSFET  circuits [7]. This 
algorithm  involves two internal  MOSFET  model  parameters, one for the MOSFET  gain, 
and the other for the nonlinearity of the current-voltage relationship. This algorithm is 
invoked with .options nonlin continuation=2. This algorithm has proved to be very 
effective in large MOSFET  circuits. 
8.2 Examples 
MOSFET  Homotopy 
. . .  
Figure 8.1 contains  a  MOSFET  homotopy  example  netlist.  Note  that  this is a  usage  exam- 
ple - the  circuit  itself  does not  require  homotopy to run.  Circuits  which are complex  enough 
to require  homotopy  would  not  fit  on a single  page.  The  lines  pertainent to the homotopy 
algorithm are highlighed in red. 
Explanation of Parameters,  Best  Practice 1 : :  : 
Note  that this example  shows  one  set of options,  but  there  are  a  number of other  combi- 
nations of options  that  will  work. 
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8.2 Examples Xyce""  Users' Guide 
THIS  CIRCUIT  IS A MOS  LEVEL 1 MODEL CMOS INVERTER 
.TUN 20ns  30us 0 5ns 
.PRINT  tran  v(vout)  v(id  v(1) 
.options  tineint  reltol=5e-3  abstol=le-3 
.options  linsol  ksparse=l 
* HOMOTOPY  Options 
.options  device  voltlin=O 
.options  nonlin  continuation=2 
.options  loca  stepper=O predictor0 stepcontrol=l 
+ initialvalue=O.O  ninvalue=-1.0  naxvalue=l.O 
+ initialstepsize=0.2  minstepsize=l.Oe-4 
+ naxstepsize=5.0  aggressiveness=l.O 
+ naxsteps=100  naxnliters=200 
VDDdev  VDD 0 5V 
RIN  IN I 1K 
VINI I 0 5V  PULSE  (5V OV 1.511s  5ns  511s 1.5~s 3us) 
Rl  VOUT 0 10K 
c2 VOUT 0 0. lp 
MN1 VOUT IN 0 0 CD4012-NMOS L=5u W=175u 
MP1  VOUT  IN VDD VDD CD4012-PMOS  L=5u  W=270u 
.MODEL  cd4012-pmos  PMOS 
.MODEL  cd4012-nmos  NMOS 
.END 
Figure 8.1. Example MOSFET homotopy  netlist. 
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There are a  number of "best  practice"  rules,  which  are  illustrated  by  the  example in fig- 
ure  8.1.  They  are: 
voltlim=O. This is generally  required -the homotopy  algorithms will usually  break if 
this  is  not  set. 
continuation=2. This  specifies  that we are  using the special  MOSFET homotopy. 
This is a  2-pass homotopy, in which  first  a  parameter  having to do  with the gain is 
swept  from 0 to 1, and then  a  parameter  relating to the  nonlinearity of the transfer 
curve is swept  from 0 to 1. . . . . .  
initialvalue=o.O. This is required. 
maxvalue=l. 0. This is required. 
stepcontrol=i. This specifies that the homotopy steps are adaptive, rather than 
I : ' : .  ' . '  . '  
constant. This is recommended. 
maxsteps=iOO. This sets  the  maximum  number  of  continuation  steps  for  each  param- 
eter.  For the special  MOSFET  continuation  (which  has  2  parameters), this means  a 
maximum of 200  steps. 
maxnliters=200. This is the maximum number of nonlinear iterations, and has 
precedence  over the similar  number  which  can be set on the .options  nonlin  line. 
aggressiveness=i. 0. This  refers to the step  size  control  algorithm, and the  value 
of this parameter can be anything from 0.0 to 1.0. 1.0 is the most aggressive. In 
practice, try starting with  this  set to 1 .O. If the solver  fails,  then  reset to a  smaller 
number. 
Natural  Parameter Homotopy 
Figure 8.2 contains  a  natural  parameter  homotopy  netlist. It is the same  circuit  as was 
used in figure 8.1, except  that  some  of the parameters  are  different. As before, the lines 
pertainent to the  homotopy  algorithm are highlighed in red. 
Explanation of Parameters, Best Practice 
There  are  a few differences  between the netlist in figure 8.1 and figure  8.2.  They  are: 
continuation=l. Sets  the  algorithm to use  natural  parameter  homotopy. 
conparam=VDDdev. If using natural parameter homotopy, this is required. It sets 
which  input  parameter to use. The parameter  name  is  subject to the same  rules  as 
parameter  used  by  the .STEP capability.  (See  section 7.4). In this  case the parameter 
is the  magnitude of the DC  voltage  source, VDDdev.  For this type of voltage  source, 
it was  possible to use  the  default  device  parameter  (see  section 7.4) 
: :  . I  
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8.2 Examples XyceTM Users' Guide 
THIS CIRCUIT IS A MOS LEVEL I MODEL CMOS INVERTER C 
.TUN 2011s 30us 0 5ns 
.PRINT tran  v(vout)  v(in) v(1) 
.options  timeint  reltol=5e-3  abstol=le-3 
.options  linsol  ksparse=l 
* HOMOTOPY  Options 
.options  device  voltlim=O 
.options  nonlin  continuation4 
.options  loca  stepper=O  predictor=O  stepcontrol=i 
+ conparam=VDDdev 
+ initialvalue=O.O  minvalue=-l.O  maxvalue=5.0 
+ initialstepsize=0.2  minstepsize=l.Oe-4 
+ maxstepsize=5.O  aggressiveness=l.O 
+ maxsteps=100  maxnliters=200 
VDDdev  VDD 0 5V 
RIN  IN 1 1K 
VINl 1 0 5V  PULSE (5V OV 1 . 5 ~  5ns 5ns  1.511s  3us) 
Rl VOUT 0 10K 
MNl V O W  IN 0 0 CD4012-NMOS L=5u W=175u 
MPI V O W  IN  VDD VDD CD4012-PMOS  L=5u  W=270u 
.MODEL  cd4012-pmos  PMOS 
.MODEL cd4012-mos NMOS 
.END 
c2 vow 0 0.lp 
1 I 
Figure 8.2. Example natural parameter homotopy netlist. 
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. .  . 
Using  the  magnitudes of independent  voltage  and  current  sources  is  a  fairly  obvious ap- 
proach.  Unfortunately,  it  doesn't  seem to work  very  well  in  practice. 
i 
l 
9. Results Output and 
Evaluation  Options 
Chapter Overview 
This  chapter  illustrates  how to output  simulation  results to data  or  output  files. 
Section 9.1, Control of Results  Output 
sction 9.2, Additional  Output  Options 
sction 9.3, Evaluating  Solution  Results 
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9.1 Control of Results Output 
Xyce supports  only  one  solution  output  command, .PRINT. .PRINT is quite  flexible, and 
supports  several  output  formats. 
.PRINT Command 
The .PRINT command  sends  the  analysis  results to an  output  file. XyCe supports Several 
options on  the .PRINT line of netlists  that  control the format  of  the  output.  The Syntax for 
the  command is as  follows: 
W .PRINT <analysis  type> Coptionsl  <output  variable(s)> 
Example: .PRINT TRAN FILE=Output.pm V(3) V(2) V(4) 
Table 9.1 gives the various  options  currently  available to the .PRINT command.  For  further 
information,  see  the Xyce Reference  Guide [2]. 
9.2 Additional Output Options 
.OPTIONS OUTPUT Command 
The  main  purpose of the .OPTIONS  OUTPUT command is to provide  control of the frequency 
at  which data is written to files  specified  by ,PRINT  TRAN commands.  This  can be espe- 
cially  useful in controlling the size  of the results  file  for  simulations  which  required  a  large 
number  of time  steps. An additional  benefit  is  that  reducing the output  frequency  from  the 
default,  which  outputs  results  at  every  time-step,  can  improve  performance. Th  format  for 
controlling  the  output  frequency  is: 
W .OPTIONS  OUTPUT INITIAL-INTERVAL=<interval> [<to> <io> [<ti> <ii> ... 1 1  
where INITIAL-INTERVAL=<interval> specifies the starting  interval  time  for  output and 
<tX  ix> specifies  later  simulation  times (tx) where  the  output  interval  will  change to (ix). 
The  following  example  shows  the  output  being  requested  (via the netlist .OPTIONS  OUTPUT 
command)  every ,lp8 for the first lops, every lp8 for  the  next lops, and  every 5ps for the 
remainder of the simulation: 
Example: .OPTIONS OUTPUT INITIAL-INTERVAL=.ius lous ius 201.1s 5us 
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9.2 Additional  Output  Options Xyce" Users'  Guide 
FORMAT=<STDINOINDEXlPROBE> 
FILE=<output f i lename> 
WIDTH=<print f i e l d  width> 
PRECISION=<floating point precis ion:  
FILTER=<fi l ter f l o o r  value> 
DELIMITEFL=<TABICOMMA> 
I .  
Controls the output  format.  The STD 
format  outputs  data in standard  columns. 
The NOINDEX format is the same  as  the 
standard  format  except  that  the  index 
column is omitted.  The PROBE format 
specifies  that  the  output  should be 
formatted to be  compatible  with the 
PSpice  Probe  plotting  utility.  The default is 
Allows  the  user to specify  the  output 
filename.  The default is the  netlist 
filename  with  the  characters ".pm" 
appended (e.g., foo.cir.prnwhere 
f 00. c i r  was  the  input  netlist  filename. 
Allows  the  user to control  the  column 
width for the  output  data. 
Controls  the  number of significant  digits 
past the decimal  point. 
Specifies the absolute  value  below  which 
output  variables  will be printed  as 0.0. 
Specifies an alternate  delimiter  between 
columns of output in the STD  output 
format. 
STD. 
Table 9.1. .PRINT command  oDtions. 
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Note: Xyce will output  data  at  the  next  time  that is greater-than  or  equal to the  current 
interval  time. This means  that  output  might  not  correspond  exactly to the time intervals 
due to the adaptive time stepping  algorithm. 
9.3 Evaluating Solution Results 
This section  describes  how to view  graphical  waveform  analysis of the  simulation  results 
generated  by Xyce. You can  use  the  solution  output  features of Xyce in conjunction  with 
graphing tools (e.g.,  TecPlot,  gnuplot, MS Excel,  etc.) to analyze  graphically  the  waveform 
data  created by a Xyce circuit  simulation  (see  Figure 9.1 below  for an example  plot  using 
TecPlot, http://www.amtec.com). In addition, by using the FORMAT=PROBE option to the 
.PRINT command, Xyce is able to output . csd files which can be read by the PSpice 
Probe  utility to view the results.  See  the  PSpice  Users  Guide [3] for  instructions  on  using 
the  Probe tool, and the Xyce Reference  Guide [2] for  details on the options to the .PRINT 
command. 
P m m W 4 l i 8 M S W l l  
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Figure 9.1. TecPlot plot of diode  clipper  circuit  transient  response 
from Xyce . prn file. 
Xyce produces  two  types of output: the simulation  output  file and the waveform  data  file. 
The calculations  and  results  reported in the  simulation  output  file  can be thought of as  an 
audit  trail of the  simulation. However,  graphical  analysis of data in the waveform  data  file 
is the most  useful and accommodating way to evaluate  simulation  results. 
80 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 
a 81 
10. Guidance for 
Running Xyce in  Parallel 
Chapter  Overview 
This chapter gives guidance on how to run a parallel version Of XyCe. It includes the 
following  sections: 
-ection 10.1, lntroduction 
ection 10.2, Mechanics 
ection 10.3, Problem Size 
ection 10.4, Linear  Solver  Options 
ection 10.5, Partitioning  Options 
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10.1 Introduction 
Xyce has  been  designed,  from the ground  up, to support  a  message-passing  parallel  im- 
plementation. As such, Xyce is unique  among  circuit  simulation  tools, and many  of the 
issues  pertainent o running in parallel are still research  issues.  However, Xyce is now  ma- 
ture  enough  that  some  general  principles  have  emerged,  for  effectively  running  problems 
in a parallel  environment. 
10.2 Mechanics 
Parallel  simulations  must be run  from  the  command  line.  Details of  how to do this are given 
in section 2.2. 
10.3 Problem  Size 
Due to the overhead of interprocessor communication, running Xyce in parallel is only 
useful  for  large  circuit  problems. Also, for  any  problem  size,  there is an  optimal  number of 
processors. As one  increases the processor  count,  the  amount of communication  required 
increases and the work per processor  decreases.  This  increase in communication will slow 
a  simulation  down,  while  the  reduction in work  per  processor  will  have  the  reverse  effect. 
If the number of processors is too large, the benefit of distributing  the  problem will be 
outweighed by  the  high  cost of communication  overhead.  Such  a  limit  exists  for  every  size 
of problem, and increasing  the  processor  count  beyond this point is counterproductive. 
This issue is most pronounced for platforms with a high communication cost, such as 
Beowulf  clusters. 
Smallest  Possible  Problem  Size 
Circuits  are  comprised of a  discrete  set of components  (voltage  nodes,  devices,  etc.). To 
run in parallel, it is preferable  that Xyce be able to put  at  least  one  discrete  part  of  the 
problem  on  each  processor. In practice,  this  means  that  the  number of processors  should 
be less than the number of nodes in the circuit. Xyce is capable of simulating  smaller 
problems,  but  it is not  recommended,  due to solver  instabilities. 
Ideal Problem Size 
To take full advantage of Xyce's  parallel  capability,  the  problem  should be relatively  large. A 
good  metric  for  estimating  how  many  processors  one  should  use is the  number of devices 
per  processor.  The  ideal  number  of  devices  per  processor is very  machine  and  problem 
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dependent.  For  machines  such  as  SGI  Challenger  platforms,  with  relatively  fast  communi- 
cation  speeds in comparison to processor  performance,  reasonable  speedups  can be seen 
for 100’s of devices  per  processor.  For  Beowulf  clusters  with  relatively  slow  communica- 
tion  speeds in comparison to processor  performance, 1000s of devices  per  processor  are 
required to achieve  reasonable  speedups in parallel.  These  numbers  are  very  problem- 
dependent,  as  the  effectiveness of the load balance  and  partitioning  can  vary  a lot. 
10.4 Linear Solver Options 
There are several  different  linear  solvers  available in Xyce version 2.0. They  are: 
 le Aztec  iterative  solver  library. 
uperLU. 
udert  Sparse  (KSparse). 
For Xyce version 2.0, only  Aztec  is  available in parallel.  For  future  versions of Xyce, a 
parallel  direct  solver will be available  for  moderate  problem  sizes. 
10.5 Partitioning  Options 
Xyce currently has two graph partitioning options available. These partitioning utilities 
subdivide  the  circuit  problem  into  sections  that  are  then  distributed to the  processors.  A 
good partition can  have  a  dramatic  effect  on  the  parallel  performance of circuit  simulation. 
There are two  key  components to a  good  partition: 
Tfective load balance. 
linimizing  communication  overhead. 
An effective  load  balance  ensures  that the computational  load of the  calculation  is  equally 
distributed among the available processors. Minimizing communication overhead seeks 
to distribute  the  problem in a way  that  reduces  the  impact  of  underlying  message  passing 
during the simulation run. For runs with a small number of devices per processor the 
communication  overhead  becomes the critical  issue,  while  for  runs  with  larger  numbers  of 
devices  per  processor  the  load  balancing  becomes  more  important. Xyce has  integrated 
within it two  partitioning  libraries - the  Chaco  static  partitioner  and the ZOLTAN library  of 
parallel  partitioning  heuristics. 
83 
XyceN  Users'  Guid   Guidance  for  Running Xyce in Parallel 
Chaco  Static  Partitioning of Circuit I . .  
Chaco is accessible  using the 9 .OPTIONS PARALLEL PARTITIONER=O' line in the  netlist. BY 
adding  this line to the  netlist, Chaco will be used to partition the initial  circuit  before it is dis- 
tributed to processors. Chaco partitioning  can  be  controlled  through  a 'Chaco-User-Params' 
file  that  must be in the execution  directory.  See  the Chaco  User  Gulde [SI for  details. 
Currently, one parameter is available  for Chaco partitioning:  using 'DISTRIBINDSRCNODES=O~ 
as  a  parallel  option  can be very  effective  for  an  improved  partitioning,  especially  for  large 
digital  circuits.  Adding  this  parameter to the parallel  options  allows Xyce to replicate in- 
dependent  voltage  sources  across all processors  that  have  devices  connected to them. 
In many  cases  this  can  dramatically  reduce the interprocessor  connectivity  and  reduce 
the  communication  overhead  substantially.  The  parameter  value  determines  the  fractional 
degree of connectivity  for  a  voltage  source  required  before  allowing it to be replicated. 
Therefore setting to zero  allows  all  voltage  sources to be replicated  as  necessary.  Setting 
the  value to larger  numbers  has  proven to be ineffective. 
Due to the renaming and distribution  of  some  independent  sources and their  associated 
voltage  nodes,  restarting  can  only be done  when the restarted run uses an identical  num- 
ber  of  processors  and  partitioning  as  the  job  that  created the restart  files. 
Zoltan Partitioning of the  Linear  System 
Zoltan is accessible through the .OPTIONS LINSOL' control line in the  netlist.  By  adding 
an  options 'TR-LOADBALANCE4' to the linear  options, the linear  system is statically load 
balanced  based  on  the  graph of the  Jacobian  matrix.  The  local  system is also reordered 
based  on  nested  dissection  which should improve  conditioning and minimize fill. These 
techniques  can  be  very  effective  for  improving  the  efficiency of the  iterative  linear  solvers. 
See  the Zoltan User Guide [9] for  details. 
Singleton  Filtering of the  Linear  System 
Singleton  filtering  refers to the reduction of the  linear  system  through  removal of all rows 
and columns with single non-zero entries. The values associated with these removed 
entries  can be resolved  as  pre/post  solve  linear  operations. A by-product of this reduction 
is a  more  tractable,  sparser  linear  system  for  both  the  load  balancing and linear  solver 
algorithms. This functionality is turned on by adding  the 'TR-SINGLETON-FILTER=~' option 
to the ' .OPTIONS  LINSOL' control  line in the netlist. It is also recommended to add the 
well to improve  the  solver  robustness  with  singleton  filtering. In the  future, it is expected 
these  options will be use  as  default. 
'TR-SOLVERMAP=l TR-REINDEX4 USE-IFPACK-PRECOND=l' tothe '.OPTIONS  LINSOL' as 
I 
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10.6 Recommended Partitioning and 
Solver  Options 
A recommended  set of options for parallel  problems is given  below.  These  options  include 
singleton  filtering  as  well  as  Chaco and Zoltan  partitioning of the  circuit and linear  system 
respectively.  The  additional  settings  can  improve the performance of the  preconditioned 
linear  solver. 
.OPTIONS PARALLEL PARTITIONER=O DISTRIBINDSRCNODES=O 
- OPTIONS LINSOL TRLOADBALANCE=i TR-SINGLETON_FILTER=l  TR-SOLVERMAP=i TRREINDEX=l 
SE-IFPACKSRECOND=i 
An important  caveat is that  the  performance  and  convergence of the  linear  solver  for par- 
allel  problems  can be substantially  less  robust  for  some  circuits. This is a  known  issue 
with  parallel  iterative  solution of linear  problems. If Xyce is not  performing  as  expected for 
these  problems,  please  consult  the  developer  team. 
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11. PDE Device 
Simulation with Xyce 
Chapter  Overview 
This  chapter  gives  guidance  on  how to use the mesh-based  device  simulation  capability of 
Xyce. It includes the following  sections: 
ection 
ection 
ection 
ection 
ection 
ection 
1 . 1 , lntroduction 
1.2, One Dimensional Example 
1.3, Two Dimensional  Example 
1.4, Doping Profile 
1.5, Electrodes 
1.6, Meshing 
1 .7, #ability Models 
ection 11 .E, Bulk Materials 
ection 11.9, Solver  Options 
ection 11 .lo, Output and Visualization 
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11 .I Introduction '1'  ' ' . ; :  
This  chapter  describes  how  to  use  the  mesh-based  device  simulation  funcionality f Xyce. 
This capability is based on the solution a coupled set of partial differential equations 
(PDEs),  discretized  on  a  mesh  such  as  the  one in Figure 1 1  .I. While  the  rest of Xyce 
is intended  to  be  similar to analog  circuit  simulators  such  as  SPICE,  the  PDE  device  ca- 
pability is intended  to  be  similar  to  well-known  device  simulators  such  as  PISCES [lo] and 
DaVinci [l I]. 
Two different PDE devices are available Xyce: a one-dimensional device and a two- 
dimensional  device.  These two devices  have  been  implemented in a  manner  which  allows 
them to be  invoked in the same  way  as a  conventional  lumped  parameter  circuit  device. 
Generally,  this  capability  is  intended for very  detailed  simulation of semiconductor  devices, 
such  as  diodes,  bipolar  transistors,  and  MOSFETs.  One  possible  application  of  this  ca- 
pability is the  evaluation  and/or  analysis  of  conventional  SPICE-style  lumped  parameter 
models. 
NOTE: As of Xyce Release 2.0, the PDE-based devices should still be considered to 
be  a  beta-level  capability.  The  primary  focus of Xyce has been traditional  analog  circuit 
simulation, so the  PDE  devices  have  not  been  subject  to  the  same  level of testing  as  the 
traditional,  SPICE-style  devices.  The  PDE  device  simulator in Xyce should be regarded  as 
a  prototype  for  Charon,  a  high  performance 3D device  simulator  that  is  under  development 
at  Sandia. 
NOTE: To avoid  conflicts,  some of the  netlist  specification  (particularly  the  use  of  brackets 
[I in the doping  and  electrode  specifications)  will  be  changed  for Xyce Release 2.1. 
Equations 
The  equations of device  simulation  are  described  by  many  references  including  Kramer [12] 
and  Selberherr [13]. The most common  formulation,  and  the  one  that is used in Xyce, is 
the  drift-diffusion (DD) formulation. This formulation consists of three coupled PDE's: a 
single  Poisson  equation  for  electrostatic  potential  and two continuity  equations;  one  each 
for  electrons  and  holes. 
Poisson equation 
The  electrostatic  potential 4 satisfies  Poisson's  equation: 
- v ' (EV4(Z)) = P ( Z )  (1  1.1)
where p is  the  charge  density  and E is  the  permittivity of the  material.  For  semiconduc- 
tor  devices,  the  charge  density  is  determined  by  the local carrier  densities and the  local 
doping, 
dr )  = P(P(Z) - 4.1 + C(Z)) (1 1.2) 
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Figure 11 .l. MOSFET Mesh Example. 
Here p ( z )  is the  spatially-dependent  concentration of holes, n(z)  the concentration of elec- 
trons, and p the  magnitude  of the charge on an  electron. C(z) is the total doping  con- 
centration, which can also be represented as C(z) = N,(z) - N i ( z ) ,  where NA the 
concentration of positively  ionized  donors, N; the  concentration  of  negatively  ionized ac- 
ceptors. 
Species continuity  equations 
The  continuity  equations  relate  the  convective  derivative of the  species  concentrations to 
the  creation and destruction of particles (“recombinatiordgeneration”). 
-+v.rn at = -R(z) (1 1.3) 
dpo+V.rp at = -R(z)  (1 1.4) 
Here n is the  electron  concentration and p is the hole  concentration. R is the recombination 
rate  for  both  species. rn and rp are particle fluxes for electrons and holes,  respectively. 
The sign of R is chosen  because R is usually expressed as a recombination rate, and 
is positive if particles are annihilating. The right  hand  sides  are  equal  since  creation  and 
destruction of carriers  occurs in pairs. 
One way in which the drift-diffusion  model  differs  from  other  common  formulations  is the 
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manner in which the quantities r, and rp are  determined.  The  expressions  used  are: 
r, = + ) p L , ~ ( 5 )  + D,v+) (1 1.5) 
r P  = P ( Z ) P P E ( Z )  + DPVP(Z) (11.6) 
Here p+, pp are mobilities  for  electrons and holes, and DL,, Dp are  diffusion  constants. 
E(z )  is  the  electric  field,  which is given  by  the  gradient of the potential, or -&b/az. 
Discretization 
Xyce uses  a  box-integration  discretization,  with the Scharfetter-Gummel  method  for  model- 
ing the  flux of charged  species.  This  method  has  been  described in detail  elsewhere [I21 [13] [14], 
so it will not be described  here. 
. . . . .  . . .  . . . .  
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11.2 One Dimensional Example 
The  one-dimensional  device  was  the  first  PDE-based  device to be implemented in Xyce. 
The single dimension limits its usefulness, but its simplicity makes it a good device to 
use  for  a  preliminary  example.  One  dimensional  devices  are  almost  always  two-terminal 
diodes, and this  fact  allows  for  assumptions  which  simplify  the  specification and shorten 
the  parameter list of the device. 
An example netlist, for a PDE simulation of a one-dimensional diode, is shown in Fig- 
ure 11.2. The  corresponding  schematic is in Figure 11.3. The  circuit is a  regulator  circuit, 
and is based on the principle  that  connecting  one or more  diodes in series  with  a  resistor 
and  a  power  supply will produce  a  relatively  constant  voltage.  The  input  voltage  (node 2) is 
a  sinewave,  with  a  frequency  of 50 Hz and  an  amplitude of 1 V. The  expected  output  (node 
3) should be a  (mostly)  flat  signal. 
PDE Diode Regulator Circuit 
VP 1 0 PULSE(0 5 0.0 2.0e-2 0.0 l.Oe+20  1.2e+20) 
VF 2 1 SIN(0 1 50 2.0e-2) 
VT1 4 0 OV 
R1 2 3 lk 
1 * PDE Device 
Z1 3 4 OIOC .=1.0e19  nd=l.Oe19 graded=O 
+ 1=5.0e-4 01 
.MODEL DIODE ZOD 
.TRAN  1.0e-3  12.0e-2 
.print T U N  format=tecplot 
+ v(1) v(2)  v(3)  v(4) I(VF) I(VT1) 
.options NONLIN maxstep=100 maxsearchstep=3 
+ searchmethod=2 nox=0 
.options TIMEINT reltol=l.Oe-3 abstol=l.Oe-6 
+ resettrannls=O 
Figure 11.2. One dimensional diode netlist. This circuit is a 
voltage regulator. The input signal should be a sinewave, while 
the  output  signal  should  be  nearly  flat. For the  result of this netlist, 
see  Figure 11.4 
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vp=5 VF ck 2/+ + R1=1 VTI-0 K 
_. - - 
I 
. .  . . .  . 
. . . .  . 
. . .  . . . .  . 
Figure 11.3. Voltage regulator  schematic. The diode, Z1, is  the 
PDE device  in this example. 
Netlist Explanation 
In Figure 11.2, the  PDE  device  instance  line is in  red,  while the PDE  device  model  line is 
in blue.  Currently,  there are almost  no  model  parameters  for  PDE  devices. The model  line 
serves  only to set  the  level.  The  default  level is 1, for  a  one-dimensional  PDE  device. Two 
dimensional  devices are invoked  by  setting level=2. Note  that in this example, the level is 
not  explicitly  set,  and so the default (1) is used. 
The  instance  line  is  where  most f the  specific  parameters are set  for  a  PDE  device. In this 
example, the line  appears  as: 
Zi 3 4 DIODE na=l.Oe19 nd=l.Oe19  graded=O  1=5.0e-4 nx=lOl 
na and nd are  doping  parameters, and represent the majority  carrier  doping  levels on the N- 
side and the P-side of the  junction,  respectively. graded=O is also a  doping  parameter, and 
specifies  that the junction is not  a  graded  junction,  but is an  abrupt  step-function  junction 
instead. 1=5.Oe-4 specifies  the  length of the  device, in cm. nx=lOl specifes  that  there  are 
101 mesh  points,  including  the  two  endpoints.  For  the  one-dimensional  PDE  device,  the 
mesh is always  uniform, so the  size of each  mesh  cell, Ax will be: 
Ax=-- 1 5.0e-4  cm - 
nx - 1 100 = 5.0e-6  cm 
The mesh  points i = 0 - 101 will  have the following  locations, x:: 
xi = iAx 
X,, = 0.0 cm 
xl = 5.0e-6 cm 
(1 1.7) 
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r101 = 5.0e-4  cm 
Boundary Conditions  and  Doping Profile 
Note  that  nothing  has  been  specified in the example  netlist  about  electrodes,  or  boundary 
conditions, and that the doping specification is minimal. This is because the example 
relies  a  lot  on  default  parameters. A one  dimensional PDE device  can  only  have  exactly 
2  electrodes  connected to the circuit.  These two electrodes  are  at  opposite  ends  of the 
domain,  one  at the first  mesh  point (x=O. 0 cm, i=O) and the  other at the opposite end of 
the  domain,  at  the  last  mesh point (x=5.0e-4 cm, i=lOl). 
The  electrode  associated  with the first  mesh  point (x=O .o cm) is connected to the second 
circuit  node  on  the  instance  line,  while  the  electrode  associated  with the last  mesh  point 
(x=1) is connected to the firsf circuit  node  on  the  instance  line.  For  the  doping used in 
this  example, the junction  is in the exact  center of the  device  (x=1/2),  and  the  n-side is the 
region  defined  by x W 2 ,  and the p-side is the region defined by x>1/2. This  default  doping, 
along  with  the  electrode-circuit  connectivity,  result in the one-dimensional  PDE  device to 
behave  like  a  traditional  SPICE-style  diode.  For  a  complete  discussion of  how to specify  a 
doping  profile  see  section 11.4.  For a  complete  discussion of  how to specify  electrodes in 
detail  (including  boundary  conditions),  see  section  11.5. 
Results 
The transient result of this circuit is shown in Figure 11.4. The input  signal  (node 2) is 
represented  by the blue  line, and the output  signal  (node 3) is represented  by the red  line. 
The  voltage  drop  across the diode is nearly the same  for  a  wide  range of currents, and is 
approximately 0.67 V. The  voltage  drop  across  the  series  resistor, Rl  is much  more  sensi- 
tive to the current  magnitude, and so most  of the voltage  variation of the  input  sinewave is 
accounted  for  by R1. 
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Figure 11.4. Transient result for the voltage regulator circuit in 
while  the  output  voltage  is  given  by  the  red  line. 
Figure 11.2. The input voltage is represented by the blue line, 
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11.3 Two Dimensional Example 
An  example  netlist,  for  a  PDE  simulation  of  a  two-dimensional  bipolar  transiistor, is shown 
in Figure 11.5. As before,  the  PDE  device  instance  line is in red, while  the  PDE  device 
model  line is in blue.  In this case,  note  that  the  level  has  been  specified  on  the  model  line, 
and it has  been  set to 2. This is required  for  the  two-dimensional  device.  This  particular 
example is a  DC  sweep  of a  bipolar  transistor  device. A schematic,  illustrating  this  circuit 
is  shown in Figure 11.6. 
Netlist  Explanation 
The two-dimensional device can have 2-4 electrodes. (this limitation will be relaxed in 
future versions of Xyce) In this example there are three: node 5, node 3 and node 7. 
These  correspond to the  three  names on the "node"  line,  which  appears  as: 
+ node = [name = collector,  base,  emitter] 
This  line  specifies  that  node 5 is connected to an  electrode  named  "collector",  node 3 is 
connected to an  electrode  named  "base", and node 7 is connected to an  electrode  named 
"emitter".  Although  this  example  only  contains  the  electrode  names,  the  "node"  specifcation 
can  contains  a  lot f information.  For  a  full  explanation f all the  electrode  parameters,  see 
section 11 5 .  
The next line contains parameters concerned with plotting the results, and appears as 
follows: 
+ tecplotlevel=2 txtdatalevel=l 
Note  that  these are not  related to the output  specified  by .PRINT, which  outputs  circuit  data. 
The tecplotlevel command enables files to be output which are readable by tecplot. 
Tecplot  can then be used to create  contour  plots of quantities  such  as  the  electron  density, 
electrostatic  potential  and the doping  profile.  Figures 11.7 and 11.8 contain  examples of 
tecplot-generated  contour  plots,  which  were  generated  from  the  results of this  example. 
The txtdatalevel command  enables  a  text  file  with  volume  averaged  information to be 
output to a  file.  Currently,  both of these  output  files will be updated  at  each time step  or  DC 
sweep  step. 
The  next  line, rnobmodel=arora, specifies  which  mobility  model to use. For  more  detail  on 
available  mobility  models,  see  section 11.7. 
The  last two lines,  specify the mesh of the device, and are given by: 
+ 1=2.0e-3  w=1.0e-3 
+ nx=30 ny=15 
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Two  Dimensional  Example 
VPOS I 0 DC 5V 
VBB 6 0 DC  -2V 
RE 1 2 2 K  
RB 3 4 190K 
ZlBJT 5 3 7 PDEBJT  meshfile=internal.msh 
+ node = [name = collector,  base,  emitter1 
+ tecplotlevel=Z  txtdatalevel=l 
+ mobmodel=arora 
+ 1=2.0e-3  w=1.0e-3 
+ nx=30  ny=15 
* Zero  volt  sources  acting  as an ammeter  to  measure  the 
VMONI 4 6 0 
* base,  collector,  and emitter currents,  respectively 
VMON2  5 0 0 
VMON3 2 7 0 
.MODEL PDEBJT ZOD level=2 
.DC  VPOS 0.0 12.0 0.5 VBB  -2.0 -2." I." 
.options  LINSOL  ksparse=l 
.options  NONLIN  maxstep=70  maxsearchstep=l 
+ searchmethod=2  in-forcing=O  nlstrategy=O 
+ directlinsolv=i 
.options  TIMEINT  reltol=i.Oe-3  abstol=l.Oe-6 
+ firstdcopstep=O  lastdcopstep=l 
.PRINT  DC V(1) I(VMON1)  I(VMON2)  I(VMON3) 
Flgure 11.5. Two-dimensional BJT netlist. Some results of this 
netlist  can be found  in Figures 11.7 and 11.0. 
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This  numbers are used in nearly the same  way  as the 1 and TU[ parameters  were used in 
the  one-dimensional  case.  The  mesh is Cartesian, and the spacing is uniform. 
Doping  Profile 
As in the  one-dimensional  example, the two-dimensional  example in figure  11.5  does not 
specify  anything  about  the  doping  profile, and thus  relies  upon  defaults.  In this case  there 
are three  specified  electrodes,  which by  default  results in the  doping  profile of the  bipolar 
junction  transistor  (BJT).  For  a  complete  description of  how to specify  a  doping  profile in 
detail,  see  section  11.4.  This  section  also  describes  the  various  default  impurity  profiles. 
Boundary  Conditions  and  Electrode  Configuration 
As in the one-dimensional  example, the two-dimensional  example in figure  11.5  does  not 
specify  anything  about  the  electrode  configuration  or  the  boundary  conditions,  and  relies 
on default settings. To be consistent  with the default 3-terminal doping, the device has 
terminals  that  correspond  to  that of a BJT. All three  electrodes  (collector,  base,  emitter)  are 
along  the top of the  device. 
By default  all  electrodes  are  considered to be neutral  contacts.  The  boundary  conditions 
applied to the electron density, hole density and electrostatic potential are all Dirichlet 
conditions. 
For  a  complete  discussion  of  how to specify  electrodes in detail  (including  boundary con- 
ditions),  see  section 11.5. 
Results 
Results for  the  two-dimensional  example  can be found in Figures  11.7,  11.8  and  11.9.  The 
first two figures  are  contour  plots of the  electrostatic  potential.  The  first  one  corresponds 
to the first DC sweep  step,  where  VPOS is set to 0.0 Volts.  The  second  one  corresponds 
to the  final DC sweep  step,  in  which  VPOS  has  a  value of  12.0  volts.  The  voltage  source 
VPOS  applies  a  voltage to the  emitter  load  resistor, RE, so some  of  the  12.0V is dropped 
accross  RE, an the  rest is applied to the BJT. 
The  third  figure is an  I-V  curve of the  dependence of the  three  terminal  currents  on  applied 
emitter  voltage.  For the entire  sweep,  a  negative  voltage  of  2.0  V  has  been  applied to the 
base load resistor,  and  as  this  transistor  is  a  PNP  transistor,  this  results in the transistor 
being in an  “on”  state.  The  emitter-collector  current  varries  nearly  linearly  with the applied 
emitter voltage. Also, the three currents sum to nearly zero, which one would expect 
because of current  conservation. 
Note  that the mesh is visible in Figure 11.7, and was generated  using the internal  “uniform 
mesh”  option.  Generally  using this sort of mesh  will  work  numerically, in that Xyce will 
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converge to an answer. However, this mesh will probably not produce a very accurate 
result, as it does not resolve the depletion regions very well. In order to obtain better 
accuracy, either a finer uniform mesh would need to be used, or a nonuniform mesh, 
refined in around the depletion regions should be used. As described in section 11.6, 
SGFramework [12]. 
refined,  nonuniform  meshes  must  be  read in from  an  external  mesh  generator,  such  as  the 
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\ , , 
5 
3 RE=ZK 
0 + VPOS (0 - 12 V) 
+ RB=19OK 
“ t  
Figure 11.6. Two-Dimensional BJT Circuit  Schematic.  This 
schematic  is  for  the  circuit  described  by  the  netlist  in  Figure 11.5. 
The  mesh  in  the  large  circle is the  mesh  used  in  the  example.  The 
other  mesh,  which  contains  some  mesh  refinement, is included  in 
the  figure  as  an  example  of  what  is  possible  with  an  external  mesh 
generator. 
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Width (cm) 2.003 
the  electrostatic  potential  at  the  first  OC  sweep  step  of  the  netlist in 1 Figure 11 -7. Initial  Two-Dimensional  BJT  Result.  Contour  plot  of 
Figure 11.5. Note  the  mesh,  which  was  generated  using  the  inter- 
nal  “uniform  mesh”  option.  This  plot  was  generated  using  Tecplot. 
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Figure 11.8. Final  Two-Dimensional BJT Result.  Contour  Plot Of 
the  electrostatic  potential  at  the  last  DC  sweep  Step  of  the  netlist 
in  Figure 11.5. This  plot  was  generatedusi gTecplot. 0 
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0.002 
0.001 5 F 
h 
Y ! 
E 0.001 
a 
0.0005 
--R- I(VMON1) 
v I(VMON2) 
I(VMON3) 
Figure 11.9. I-V  Two-Dimensional  BJT  Result,  for  the  netlist in 
through  the  three  BJT  electrodes,  and  as  expected  they  add  (if  cor- 
Figure 11.5. The  x-axis  is in Volts.  The  three  plotted  currents  are 
the collector current, and I(VMON3) the emitter current. V(1) is 
rected  for  sign)  to  zero.  I(VMON1)  is  the  base  current,  i(VMON2) 
the  voltage  applied  to  the  emitter  load  resistor, RE. This  plot  was 
generated  using  Tecplot. 
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11.4 Doping Profile 
In the  two  examples,  no  doping  parameters  were  specified, and Xyce used the  defaults. 
Default  profiles  are  uniquely  specified by  the  number  of  electrodes. In practice,  especially 
for  two-dimensional  simulations, the user will generally  need to specify the doping profile 
manually. 
NOTE:  If an  external  mesh  (from the SGFramework) is used, the  doping  profile  will be read 
in from  the  mesh  file, and it is not  necessary  (or  appropriate) to specify  any  doping in the 
netlist. 
Manually  Specifying  the  Doping 
A circuit netlist, which includes a one-dimensional PDE device with a detailed, manual 
specification of the doping profile, is given in figure 1 1  .lo. A similar, two-dimensional, 
version  of  this  problem is given in figure 11.12. For  the  purposes  of  this  discussion, the 
one-dimensional  example will be referred to,  but  information  conveyed is equally  applicable 
to the  two-dimensional  case. 
In both examples,  the  parameters  associated  with  doping are in red  font. The doping is 
specified  with  one  or  more  regions,  which  are  summed  together to get the total  profile. 
Doping  regions  are  specified in a  tablular  format,  with  each  column  representing  a  different 
region. 
In the  one-dimensional  example,  there  are  three  regions,  which  are  illustrated in figure 11.1 1. 
Region 1 is a  uniform n-type doping,  with  a  constant  magnitude  of 4.0e+12 donors per cu- 
bic cm. This magnitude is set by the parameter nmax. As the doping in this region is 
spatially  uniform, the only  meaningful  parameters  are function (which in this case spec- 
ifies  a  spatially  uniform  distribution), type (ntype or ptype) and nmax. The others  (nmin 
through  flaty) are ignored  for  a  spatially  uniform  region. 
Region 2 is  a  more  complicated  region, in that  the  profile  varies  with  space.  This  region 
is  doped  with  p-type  impurities,  and  has  a  Gaussian  shape.  Semiconductor  processing 
often consists of an implant followed by an anneal, which results in a diffusive profile. 
The  Gaussian  function is a  solution to the  diffusion  problem,  when it is assumed  that  the 
impurity  exists in a  fixed  quantity.  Thus, the Gaussian  shape is an appropriate  choice  for 
the doping  regions of a  lot of  devices. 
The peak of the Region 2 doping  profile is given  by the parameter  nmin, and is 1.0e+19 
acceptors per cubic cm. This peak has a location in the device which is specified by 
xloc=24.5e-4 cm. The  parmeters  nmin and xwidth are fitting  parameters. 
Region 3 is also  based on a  Gaussian  function,  but  unlike  Region 2, it is flat  on  one  side of 
the  peak. This is set  by the flatx parameter.  The  "flat"  parameters  follow  the  convention 
given  by  Table 1 1  .l. 
I 
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Doping  and  Electrode  specification  example 
TITLE Xyce PN Junction Simulation 
vscope 0 1 0.0 
rscope 2 1 50.0 
cid 3 0 1.ou 
r l  4 3  1515.0 
vid 4 0 5.00 
ZlDIODE 2 3 PDEDIODE  nx=301  1=26.0e-4 
DOPING REGIONS: region 1, region 2 ,  region 3 
+ region=  [function = uniform,  gaussian,  gaussian 
+ t m  = ntype,  PtYPe 3 ntYPe 
+ nmax = 4.0e+12,  1.0e+19,  l.Oe+18 
+ nmin = O.Oe+OO, 4.0e+12,  4.0e+12 
+ xloc = 0.0 , 24.5e-04,  9.0e-04 
+ xwidth = 0.0 , 4.5e-04,  8.0e-04 
+ flatx = 0 , 0 ,  -1 1 
*--------end  of  Diode PDE device ---------------- 
.MODEL PDEDIODE ZOD level=l 
.options  LINSOL  ksparse=O 
.options  NONLIN  maxsearchstep=l  searchmethod=:! 
.options  TIMEINT  reltol=l.Oe-3  abstol=l.Oe-6 
.DC  vscope 0 0 I 
.print DC v(1)  v(2)  v(3)  v(4)  I(vscope)  I(vid) 
.END 
Figure 11.10. One-dimensional  example, with detailed doping. 
XyceTM Users'  Guide PDE Device Simulation  with Xyce 
I region 2 egion 
- 
3 
region 3 
I 
. .  . .  
Figure 11.1 1. Doping Profile, Absolute Value. This corresponds 1'  ' ' 
to  the  doping  specified  by  the  netlist in figure 11 .I 0
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ralue 
Gaussian  on  both sides of the  peak (xloc) location. 
+I Gaussian if x>xloc, flat  (constant  at  the  peak  value)  if 
X<XlOC.  
Default  Doping  Profiles 
Xyce has a few default doping profiles which are invoked if the user doesn’t bother to 
specify detailed doping information. The default doping profiles are an artifact of early 
PDE device  development in Xyce, but  are  sometimes still useful. In particular, the simple 
step-junction  diode is often  a  useful  cannonical  problem. It is convenient to invoke  a  step 
junction  doping  without  having to use  the  more  complex  region  tabular  specification. 
Most real  devices will have doping  profiles  that do not  exactly  match the default  profiles. 
When  attempting to simulate  a  realistic  device, it will be neccessary to skip  the  defaults 
and use  the  region  tables  described in the previous  section. 
One  Dimensional Case 
For the one-dimensional case, it is assumed that the doping profile is that of a simple 
junction  diode,  with  the junction location  exactly in the middle. The acceptor and donor 
concentrations are given  by the parameters Na and Nd, respectively. 
Note  that  the  usage of Na and Nd, implicitly  specifies  a  step  junction  doping  profile,  and is 
mutually  exclusive  with  the  more  complex  “doping  region”  table  specification,  described in 
section  11.4. If a  netlist is input to Xyce which  includes  both  a  region  table and Na (or Nd), 
the  code  will  immediately  exit  with  an  error. 
Two Dimensional  Case 
Doping  level  defaults in the  two  dimensional  case are somewhat  more  complicated  than i  
the  one-dimensional  case,  because  having  two-dimensions  allows  for  more  configurations, 
and  an  arbitrary  number  (2-4) of electrodes. In Xyce, it was  decided  that the default  doping 
profiles  would be determined  uniquely by the number of electrodes.  The  three  available 
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default  dopings  are  given in Table 11.2. In  the  case of the BJT and MOSFET dopings, 
it is possible to specify  either  n-type or p-type  using  the type instance  parameter. If the 
detailed,  manual  doping is used,  then  the type parameter is ignored. 
For a two-electrode device, the default doping is that of a simple diode. The acceptor 
and donor  doping  parameters, Na and Nd are used in the Same manner  as in the one- 
dimensional device. As in the one-dimsensional device, the junction is assumed to be 
exactly in the middle  of the domain. 
For  a  three-electrode  device  (like th example),  the  default  doping is that of a  bipolar  junc- 
tion  transistor (BJT). By  default the transistor is a PNP,  but  by setting  the  instance  param- 
eter type=NPN, an NPN  transistor  can be specified  instead. The two-dimensional  example 
in section 11.3 relies  on this default. 
For  a  four-terminal device, the default  doping is that of a metal-oxide-semiconductor (MOS- 
FET). Currently, the maximum number of electrodes is four, and no  default  profiles are 
available  for  more  than  four  electrodes. By default  this  transistor is assumed to be NMOS, 
rather  than  PMOS. 
3 Bipolar  Juncti n  Tra sistor (BJT) 
4 Metal-Oxide  Semiconductor 
Field-Effect  Transistor(M0SFET) 
Table 11.2: Default  Doping  profiles  for  different  numbers of elec- 
trodes 
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1 1.5 Electrodes 
In the two examples, minimal electrode were specified, and Xyce used the defaults. In 
practice,  especially  for  two-dimensional  simulations, the user will need to specify the elec- 
trodes in more  detail. 
NOTE: If an external  mesh  (from  the  SGFramework)  is  used,  some  of  the  electrode  infor- 
mation  (the  locations, and lengths) will be specified in the mesh  file, so they  should  not  be 
specified in the  netlist. 
Manually  Specifying  the  Electrodes 
A detailed electrode specification is specifed in blue font in Figure 11.12. As with the 
doping  parameters, the electrode  parameters  are  specified in a  tabular  format, in which 
each columns of the table  specifies  the  parameters  for  a  different  electrode.  The  most 
important  parameter  (for  getting the code to run  without  immediately  exiting  with  an  error) 
is the name parameter. It is  the  only  required  parameter. 
The  number  of  specified  electrodes  must  match  the  number of connected  circuit  nodes, 
and  the  order of the  electrode  columns,  from left to right, is in the same  order  as the circuit 
nodes,  also  from left to right. In the  example of Figure 11.12, the first  electrode  column, 
which specifies an electrode named “anode”, is connected to the circuit through circuit 
node 2. Respectively,  the  second  column,  for  the  “cathode”  electrode, is connected to the 
circuit  by  circuit  node 3. 
If using  an  external  mesh (see section 11.6), the  external  mesh  file must  have this  same 
number of electrodes as well. Also, if using the external mesh, the electrode names 
specifed in the  electrode  table must match (case insensitive) with the electrode names 
used by  the  external  mesh. 
Boundary  Conditions 
In  the  example, the bc parameter  has  been  set to “Dirichlet”  on  all  the  electrodes,  which 
is the  default. The bc parameter  sets the type of boundary  condition  that is applied to the 
density  variables, the electron  density  and the hole  density.  There are two  possible  settings 
for the bc parameter,  Dirichlet  and  Neumann. If Dirichlet is specified, the electron  and  hole 
densities  are  set to a  specific  value  at he contact, and the applied  values  enforce  charge 
neutrality. See the Xyce Reference  Guide  for  the  charge-neutral  equation [2]. If Neumann 
is specified,  a  zero-flux  condition  is  applied,  which  enforces  that  the  current  through  the 
electrode will be zero. 
This  parameter  does  not  affect he electrostatic  potential  boundary  condition. The bound- 
ary condition  applied to the potential is always  Dirichlet,  and is (in part)  determined  from 
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I 
Doping  and  Electrode  specification  example 
vscope 1 0 0.0 
rscope 2 1 50.0 
cid 3 0 1.ou 
rl 4 3 1515.0 
vid 4 0 1.00 *------------- Diode  PDE  device ------------------ 
ZlDIODE 2 3 PDEDIODE 
+ tecplotlevel=l  txtdatalevel=l cy14 
+ meshfile=interual.msh 
+ nx=25 1=70.0e-4 ny=40 w=26.0e-4 
+ node = [name = anode,  cathode 
+ bc = dirichlet,  d richlet 
+ start = 0.0,  0.0 
+ end = 70.0e-4,  70. e-4 
+ side = top I bottom 
+ material = neutral,  neutral
+ oxideBndryFlag = 0 ,  0 1  
* ELECTRODES:  ckt  node 2 ,  ckt  node 3 
* DOPING REGIONS: region 1, region  2, region 3 
+ region=  [function = uniform, gaussian, gaussian 
+ type = ntype, PtYPe 9 ntype 
+ nmax = 4.0e+12, 1.0e+l9, 1.0e+18 
nmin = O.Oe+OO, 4.0e+12, 4.0e+12 
xwidth = 0.0 , 4.0e-04, 1.0 
xloc = 0.0 , 60.0e-04, 100.0 
y10c = 0.0 , 24.5e-04,  9.0e-04 
+ ywidth = 0.0 , 4.5e-04,  8.0e-04 
+ flatx = 0 , -1 I -1 
+ flaty = 0 , 0 ,  -1 1 
*--------end  of  Diode PDE device ---------------- 
.MODEL PDEDIODE ZOD level=2 
.options  LINSOL  ksparse=O 
.options  NONLIN  maxsearchstepl  searchmethod=2 
.options  TIMEINT  reltol=l.Oe-3  abstol=l.Oe-6 
.DC vscope 0 0 1 
.print DC v(1) v(2)  v(3) v(4) I(vscope) I(vid) 
Figure 11.12. Two-dimensional example, with detailed doping 
and  detailed  electrodes. 
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the  connected  nodal  voltage. To apply  a  specific  voltage to an  electrode  contact,  a  voltage 
source  should be attached to it, such  as VBB in the  schematic  Figure 11.6. 
Electrode  Material 
Several  different  electrode  materials  can be specified. A list is given in Table 11.3. The 
main effect of any metal (non-neutrai) material is the impose a Schottky barrier at the 
contact.  This  generally  makes  numerical  solution  more  difficult, so any materials  should 
be  applied  with  caution. 
The Xyce Reference  Guide [2] has  a  detailed  description of Schottky  barriers  and  how 
they are imposed  on  contacts in Xyce. Also, values  for  electron  affinities of various  bulk 
materials and workfunction  values  for the various  metal  contacts  are  given in the  Reference 
Guide. 
neutral neutral Default 
aluminum al 
p+-polysilicon PPOlY 
n+-polysilicon npoiy 
molybdenum mo 
tungsten W 
molybdenum disiiicide modi 
tungsten  disilicide wdi 
copper cu 
platinum Pt 
gold au 
Table 11.3: Electrode Material Options. Neutral contacts are the 
default,  and  pose the least  problem to the  solvers. 
There  is  also  an oxideBndryFlag parameter,  which  if  set to true (I), will model  the  contact 
as  having  an  oxide  layer in between  the  metal  contact  and  the  bulk  semiconductor.  Note 
that  this  oxide  layer  model  does  not  currently  include  displacement  current, so transient 
capacitive  effects will not  be  seen in the results. 
Location  Parameters 
Each electrode has three location parameters: s ta r t ,  end, and side. These are only 
necessary if using the internal mesh and should not be specified if using an external, 
SGFramework  mesh. 
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For the internal mesh, the mesh  is  assumed to be rectangular, and any  electrode is as- 
sumed to be on  one of the four  sides. The four  side  possibilities  are: top,  bottom,  right 
and left. These  four  sides are parallel to mesh  directions.  The start and end parameters 
are  floating  point  numbers  which  specify the starting and  ending  location of an  electrode, 
in units of cm. 
The lower  left  hand corner of the  mesh  rectangle is located at the origin. A side=bottom 
electrode  with start=O.o and end=i .Oe-4 will originate  at  the  lower  left  hand  corner  of the 
mesh ( ~ 4 . 0 ,  y=O.O) and end at  (x=I.Oe-4, y=O.O). 
NOTE: Xyce will attempt to match the specified  electrode to the specified  mesh.  However, 
if  the  user  specifies  a  mesh  that  is  not  consistent  with  the  electrode  locations,  the  elec- 
trodes will not  be  able to have  the  exact  length  specified.  For  example, if the  mesh  spacing 
is AS = 1 .Oe-5, then the electrodes  can  only have a  length  that is a  multiple  of 1 .Oe-5. 
Electrode Defaults 
There are defaults for all the electrode parameters except the names. In practice, the 
locations  of  the  electrodes  will  usually be explicitly  specified  (either  using the electrode 
table,  or  as part of  an external  mesh file). Default  electrode  locations  have  been  created to 
correspond  with  the  default  dopings,  and  they  should  only  be  used  in  that  context. 
Location  Parameters 
In practice, the locations  of the electrodes will usually be explicitly  specified,  but  they  have 
defaults to correspond  with  the  default  dopings. The default  electrode  locations in one- 
dimensional  devices are for  that  of a  diode.  One  electrode is located  at x=xmin, while  the 
other is located  at x=max. 
The default  electrode  locations in two-dimensional  devices  are  dependent on the number 
of electrodes, similar to the default dopings. Table 11.2 can be used to determine the 
configurations.  For the two-terminal  diode,  the two electrodes are along the y-axis,  at the 
x=xmin and x=xmax extrema.  For  the  three-terminal  BJT , all three  electrodes are parallel 
to the  x-axis,  along  the  top, at y=pax. For  the  four-terminal  MOSFET,  the  drain,  gate, and 
source  electrodes  are  also  along  the  top, but the bulk  electrode  spans the entire  length of 
the  bottom of the  mesh,  at y=ymin. 
Other Parameters 
The default contact material is neutral. The default oxideBndryFlag is false (0). The 
default  boundary  condition (bc) is Dirichlet. 
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11.6 Meshes 
Meshes  from  the SG Framework  (External, 2D) 
It is possible to have Xyce read in a  two-dimensional  mesh  which was  generated  exter- 
nally,  by  the  SGFramework [12]. The  mesh  pictured in Figure 11 .I is such  a  mesh, and 
so is the refined mesh (not inside the circle) in Figure 11.6. To use an SGF-generated 
mesh,  the  instance  parameter,  "meshfile"  must  be  used,  and  set to be the  name of the 
SGFramework-generated file. Xyce will assume that the mesh file is located in the lo- 
cal  execution  directory.  One  advantage of using an externally  generated  mesh  (over an 
internally  generated  mesh - see  next  section)  is  that  external  meshing  tools  are  more so- 
phisticated, and in particular  have  mesh  refinement  capabilities. 
Instructions  for the usage of the  SGFramework is outside  the  scope of this  document. If the 
user  wishes  to  generate  meshes in this  manner,  it is best to consult  Kramer [12]. Future 
versions  of Xyce may accept  mesh  files  generated  by  other  mesh  generators,  such  as 
Cubit [15]. 
Cartesian Meshes  (Internal, 1 D and 2D) 
One  dimensional and two-dimensional  devices  can both create  cartesian  meshes,  without 
requiring an external mesh generator. For the two-dimensional devices, it is necessary 
to  specify meshfile=internal.msh to invoke  the  cartesian  meshing  capability.  For  one- 
dimensional  devices,  this  isn't  needed,  as there is no other  option. 
Meshes  generated in this  manner are very  simple, in that  there are only two parameters 
per  dimension, and the  resulting  mesh  is  uniform. An example of such  a  mesh  can be seen 
in Figure 11.7. The  mesh  spacing is determined  from the following  expressions: 
A X =  - 1 nx - 1 
ny-  1 
20 A y =  -
(11.8) 
(1 1.9) 
This  mesh  specification  assumes  that the domain is a  rectangle.  Non-rectangular  domains 
can  only be described  using  an  external  mesh  program. 
Cylindrical meshes,  2D 
For two-dimensional  devices, the simulation  area  may be a  cylinder  slice.  This  capability 
is turned on by the instance parameter, cyl=i .  For an example, see Figure 11.13. It is 
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assumed  that  the  axis of the  cylinder  corresponds to the  minium  radius  (or  x-axis  value) 
of the mesh,  while the circumference  corresponds to the  maximum  radius (or maximum 
x-axis  value).  This  feature  can  be  applied to either  external or internal two-dimensional 
meshes. 
...... *: 
Flgure 11.13. Cylindrical Mesh Example. This mesh has been 
designed to match the electron microsope image, which is of a 
stockpile  device. . . .  . . . . .  . . .  . 
f 
. .  
. .  
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1 1.7 Mobility Models 
There are several  mobility  models  available to both the one and two dimensional  devices, 
and  they  are  listed in Table 11.4. These  models are fairly  common, and can be found in 
most  device  simulators. [lo] [ll] These  models are described in more  detail in the Xyce 
Reference  Guide [2]. 
analytic  Basic  mobilitdel  Caugh   and Tho s [I 7l 
Includes  carrier-carrier carr  Dorkel  and Leturq [18] 
interactions 
Table 11.4: Mobility models  available  for PDE devices 
Specifying  the  mobility  model  from  the  netlist is done  by  setting  the mobmodel parameter 
to the  name of the model.  Model  names are given in the  first  column of Table 11.4. The 
mobility  model is specified as an  instance  parameter  on the PDE device  instance  line,  as 
(typically) mobmodel=arora. See the usage in Figure 11.5 for a  more  detailed  example. 
The  default  mobility is the  "carr"  mobility,  which  includes  carrier-carrier  interactions. This 
model  has  a  stronger  dependence on carrier  density than the  other two models, and intro- 
duces  some  nonlinearity  into  the  problem. If having  convergence  problems,  consider  using 
either  the  "arora" or "analytic"  model,  as  both  of  these  models  are  a little bit  simpler. 
113 
Xyce"*  Users'  Guide PDE Device  Simulation  with Xyce 
1 1.8 Bulk Materials 
The  bulk  material is specifed  using the bulkmaterial instance  parameter. Xyce currently 
supports  Silicon (si) as  a  bulk  material  and  this is the  default. It can  also  simulate  Gal- 
ium  Arsenide (gaas) and Germanium (ge), but these  materials  have  not  been  extensively 
tested. 
The  mobility  models  described in the previous  section  each  support all three materials, 
and  the  dielectric  permittivity is correct  for  all  three,  but  the  carrier  lifetime  models may not 
be.  These  issues will be resolved in a  future Xyce release. 
: 
. .   . . . .  . .  . 
. .  
. .  . .  
. .  . .  . . 
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1 1.9 Solver Options 
Problems  that  are  based  on  PDE  devices  have  different  optimal  solver  settings than do 
analog circuit problems. Generally, as PDE devices are mesh-based, and have a more 
predictable  topology,  iterative  linear  solvers  have  a  better  chance of being  successful  than 
they do for  analog  circuit  simulation. On the nonlinear  solver  level,  voltage  limiting  doesn’t 
have an obvious application to PDE devices, and quadratic line search appears to be 
the best algorithm. The solver options specified in the example netlist Figure 11.5 are 
adequate  for  simulations  that  have  a  simple  (linear)  circuit  attached. 
For  problems  which  involve  a  complicated  external  circuit, it is best to apply  the  two-level 
Newton  algorithm to the  nonlinear  solve. This algorithm is described in detail in Keiter [lg] 
and  Mayaram [20]. While  this  algorithm  has  been  implemented  and  exercised  within  Xyce, 
it is not  part of the Release 2.0 version. To use this algorithm,  the  user  will  need to obtain 
a  development  branch  build of Xyce,  or  wait until Release 2.1. 
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1 1 .I 0 Output  and  Visualization 
Using the .PRINT Command 
{ j "  
For  simple  plots  (such  as I-V curves),  output  results  for Xyce can  be  generated  with the 
.PRINT statement,  which is described in detail in section  9.1.  Figures 11.4 and  11.9 are 
examples  of the kind of  data  that is produced  with .PRINT statement  netlist  commands. 
These  particular  figures  were  plotted  in  Tecplot,  but  many  other  plotting  programs  would 
also  have  worked,  including  XDAMP [21]. 
Multi-dimensional  Plots 
Device  simulation  has  visualization  needs  which  go  beyond  that  of  conventional  circuit 
simulation.  Multi-dimensional  perspective andor contour  plots are often  desirable. Xyce 
is capabable  of  outputting  multi-dimensional p ot data  in  several  formats,  including  Tecplot, 
GnuPlot, and sgplot.  Currently,  the  options  for  each of these  formats  can  only  enable  or 
disable the output  of  files, and when  enabled,  a  new  file (or a  new  append to an  existing 
file) will happen at every time step or DC sweep step. For long simulations, this may 
produce a prohibitive number of files. Currently, there is no equivalent to the .OPTIONS 
OUTPUT  INITIAL-INTERVAL command,  nor  does  the  output  of  plot  data  currently  use this 
command.  Plot  files  are  either  output a every  step  or  not  at  all. 
For  each  type of plot  file, the file is placed in the  execution  directory.  Each  individual  device 
instance is given  a  unique  file, or files, and the file  names  are  derived  from the name  of the 
PDE  device  instance. The instance  names  provides  the  prefix, and the file  type  (tecplot, 
gnuplot,  sgplot)  determines the suffix. 
Tecplot Data 
Tecplot is a  commercial  plotting  program  from  Amtec  Engineering,  Inc., and is the best 
choice for creating  contour  plots of spatially  dependent  data.  All  of  the  graphical  examples 
in this chapter  were  created  with  Tecplot.  (see  Figures 11.7 and 11.8  for  examples)  The 
output of  Tecplot files is enabled  using  the  instance  parameter, tecplotlevel=i. If set to 
zero, no tecplot  files are output. If set to one,  a  separate  tecplot  file is output  for  each 
nonlinear  solve. If set to two, a  single  tecplot  file,  which  contains  data  for  every  nonlinear 
solve is created and is appended  at the end of each  solve. 
By  default ecplotlevel is set to one,  meaning  the  code  will,  by  default  produce  a  separate 
Tecplot  file  for  each  nonlinear  solve.  The  suffix or  Tecplot  data  files is '.dat. Internally,  the 
file is an ASCII  text  file.  Tecplot  does  have  a  binary  format,  but Xyce has  not  yet  been  set 
up to use  it. 
Note  that it is also possible to set tecplotlevel=Z. Doing this will force Xyce to create  one 
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single  tecplot  file, and the data  from  each  solve  will be appended to this file as a  separate 
zone. This  makes it possible  to  use  Tecplot to create  annimations. 
Gnuplot Data 
Gnuplot  is  an  open  source plotting program,  which is available  on  most  LinuxfUnix plat- 
forms.  The  parameter for this  type of output is gnuplotlevel=l. This  type of output file is 
off  (zero)  by  default,  meaning  no  gnuplot  files  will be output.  The  suffix  for  Gnuplot  files is 
*Gnu.dat.  Like  tecplot  files,  Gnuplot  files  are  also in ASCII  text  format. 
NOTE: Gnuplot will only  work  with  structured  Cartesian  meshes.  Externally  created, un- 
structured  meshes  (even  ones  that  appear  Cartesian)  cannot  be  plotted  with  Gnuplot. 
Sgplot  Data 
Sgplot is the plotting program  for the SGFramework [12]. The  parameter  for  this  type of 
output is sgplotlevel=l. This type of output file is off (zero) by default. The suffix for 
Sgplot  data  files is *.res.  lnterally  this  file is in binary  format.  Note  that it is  not  a  machine- 
independent  file  format. 
Volume  Averaged  Data 
Xyce can  also  output  volume-averaged  information  for  each PDE device.  This is enabled 
by setting  the  instance  parameter, txtdatalevel=l. It  is off (zero)  by  default,  meaning  no 
text  files  with  volume  averaged  data  will be output. 
l l f  
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